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ABSTRACT
This research demonstrates that Suspended Particle Device (SPD) film is a viable option for the
development of large-scale transparent display systems. The thesis analyzes the SPD film from an
architectural display application standpoint, observing its steady-state and dynamic electro-optical
response and evaluating different strategies to address, drive and control the independent
transparency levels of an SPD pixel array. Although passive matrix multiplexing can also be
implemented, it is determined that a directly addressed, multi-line strobing technique is best suited
given the constraints of AC drive, power consumption and load bi-directional conductivity of the
currently available film. With regards to transparency control, a high-voltage pulse width modulation
strategy proves optimal in terms of functionality and component overhead. A prototype display
system that incorporates these findings is built, illustrating the key electrical considerations, design
features and versatility that ought to be part of future implementations of the system.
'A huge electronic display on a skyscraper facade can be interesting to passing pedestrians, but ifyou're inside the
building it simply blocksyour view. Researchers at MIT'f Media Laboratoy and Department of Urban Studies and
Planning are developing a transparent display that doesn't entirely block incoming lght. The group is adapting a
commerially available film used in electronic window shades, a high-tech alternative to blinds or curtains that lightens
and darkens when electriciy is applied and removed. The display will be a matrix oj small separate pieces of the film.
A grid of tiny wires will connect the pieces to a computer, which will be able to compose letters and figures in grayscale
patterns. Because thefilm at its darkest blocks onLy 40 percent of incoming lght, and because only some of the pieces in
the matrix will be darkened at any given time, people sitting behind the display will still be able to see out." -
Technology Review Magazine, November 2003.
Thesis Supervisor: Dr. Carlo F. Ratti.
Title: Director, SENSEable City Laboratory, MIT Media Lab, MIT DUSP.
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CHAPTER 1
INTRODUCTION
The purpose of this thesis is to develop a switching and control circuit to explore the feasibility of
using commercially available Suspended Particle Device film (SPD) for transparent display
applications in the field of architecture and design. The bulk of the work comprises an analysis of the
SPD film from this particular application standpoint, the determination of the most suitable driving
circuit and strategy, and finally the design of a proof-of-concept prototype of a display panel and its
corresponding control circuit module. SPD Film is a registered technology of Research Frontiers
Inc., which launched the product in 2001 after more than 20 years of research [1]. As of this research,
SPD has been primarily commercialized in Smart Windows products.
1.1 Background and Motivation
Ever since they started rising tall over cities, buildings and large structures have always been used to
communicate information. The current range of possibilities includes all forms of static and
illuminated signs and panels as well as building-sized LED panels. A real life showroom for all of the
currently available techniques bringing advertising or display technologies and architecture together is
the Times Square in New York City. Although an impressive sight to the pedestrians in the area or
at a distance, and definitely achieving the goal of conveying information, there is an inherent problem
from an architectural standpoint: large building facades are completely obstructed by the advertising
panels.
The underlying idea for this thesis originated when a group in the MIT Department of
Urban Studies and Planning and the MIT Media Laboratory thought about incorporating
information display capabilities to transparent architectural elements.
Transparent structures are both an important design tool and an essential requirement in
architecture. From the aesthetic viewpoint, they create a feeling of openness, magnitude and
modernity. From the functional perspective, transparent structures allow for natural lighting and
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views, key drivers of property value, as evidenced in the sphere of the real estate industry. The key
idea in this line of research is therefore to try and reconcile these two requirements. On one hand
there is the potential of buildings and structures as information-conveying media and on the other
hand the architectural constraints of unobstructed views and natural lighting.
The prototype to be developed in this thesis targets this precise issue. It aims at creating a
transparent and easily controllable display panel that can be incorporated onto any building facade or
interior, without affecting the overall design aesthetics and natural lighting profiles in it. The main
focus of the thesis will be that of creating an efficient driving circuit suitable for the load
characteristics of the suspended particle device film (SPD), a recently available commercial product
that can be used to control the percentage of light transmitted through a window. From the building
interior, the window sections will just appear to be changing in opacity, without blocking the outside
view entirely and reproducing the soothing visual effect of sunlight filtering through the leaves of
trees. From an external viewpoint, the aggregate set of window panels will be displaying a discernible
image. In short, the bottom line of this idea is to add an extra dimension to transparent surfaces,
allowing them no only to provide a path for light into a space, but at the same time to communicate
information either into the space or to the exterior.
1.2 Interest in the Project
The development of such a system is interesting due to its cutting edge character and because of the
importance of studying new materials and possible applications in the nowadays very active display
technologies field. With the extended use of mobile or portable personal computing devices there is
an increased interest in exploring how new technologies fare against each other in the many
information display niches. This project deals with one of the most recently available display
technologies and, what is more, introduces and explores an innovative application niche for it. As of
this research, SPD has been tested as an alternative to LCD for high-information content displays,
but this thesis is the first attempt to study its application as a building-sized transparent display.
Given the current stance of SPD technology, it is important to study the different ways to
operate it in this new application as a large-scale transparent display. This thesis aims to present a
viable solution to the switching and controlling problem and some attention is also given to the
fabrication of a display panel using the current SPD film product. Even though the scope of this
work will be restricted to the development of a proof of concept prototype, the findings herein could
set the seams for further improvements in this line of research. The electronic testing and design was
carried out in the facilities of the Tangible Media Group at the MIT Media Laboratory.
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1.3 Suspended Particle Device Film
The basis for SPDs is the electric field that forms between two parallel plates or surfaces when a
potential difference exists between them. The film can be thought of as a capacitor, made of two
transparent plastic plates with a transparent conducting coating on their interior surfaces and a
suspended particle (SP) layer between them. The SP material is composed of a suspension of rod-like
particles that become induced dipoles in the presence of an electric field [2]. The dipoles align with
the electric field, allowing light to pass through, thus creating the transparency effect. In the absence
of the field, the particles undergo Brownian motion and become randomly aligned, blocking
incoming light. To prevent the clustering of the particles on one of the charged electrodes, an AC
voltage must be used to power the film. When the voltage across the plates inverts during positive
and negative phases of the of the AC wave, the suspended particles remain aligned, but their induced
polarization reverses. The range of transmittances as specified by the manufacturer is of 10% for the
resting state up to ~80% for a 220 VAC input. The operation frequency is capped by the low-pass
nature of this capacitive load.
Transparent
Conducting
Coating
No Transmission
~1mm
O Sa
Opaque SP Layer
~1mm
Transmi ed Light -_- I
VAC
Trans parent SP Layer
Transparent
Plastic Layer
ncident Light
Figure 1. Cross-section diagram of the basic operation theory behind suspended particle film.
Since voltage needs to be applied to create the field that aligns the suspended particles, the SP
material has no state memory. As a display device, SPD would be classified among the group of non-
emissive displays, which work by gating the light originated in an independent source.
Although the basic principle has been around for more than 20 years, SPD technology has
just recently been made commercially available because of its early stage operating problems. For
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one, the application of a DC voltage used to cluster the suspended particles onto one of the
electrified plates, damaging the device. To prevent this from happening, the SP material in the
current devices is encapsulated in small suspension droplets, which allow the particles to rotate but
not to migrate to the electrodes.
The available SPD film can therefore be modeled as a capacitive load. The degree of
transmittance (transparency) can be controlled by the amplitude of the AC voltage applied to the
plates and the frequency at which this driving signal is applied. Given its recent commercialization,
additional detailed technical information on SPD film is very limited.
1.4. Overview of Similar Technologies
Background research into the field of information display is important to get an idea of the many
different types of display systems and their driving techniques. We focus on those systems that
resemble SPD in terms of either the underlying electronic and physical principles or with regards to
their viability as a transparent display system.
1.4.1 AC Powered Systems
With regard to the form of activation, SPD technology is similar to that of Liquid Crystal Displays
(LCD). In both cases an electric field must be applied between two conductive plates. Whereas in
SPD the field aligns particles perpendicularly to the charged plates, in LCD the field causes the liquid
crystals to align in such a way that the incoming light's polarization is changed. With the aid of a
linear polarizer, unpolarized incoming light becomes linearly polarized. As it passes through the
activated liquid crystals, the light polarization is rotated 90 degrees, matching that of the second
polarizer. When no voltage is applied, the light passing through the liquid crystals is not rotated and
is hence absorbed by the second polarizer.
LCD is at a disadvantage, however, in terms of pixel power consumption and the need for polarizers.
They also require a more complex and costly production process, which complicates their use in
much larger display applications [2]. Both AC and DC powered LCD systems exist. The driving
techniques are analyzed later in the document.
Electroluminescence Displays (ELD) are based on the phenomenon of emission of light when an
electric field is applied to a phosphor, usually a semiconductor [3]. Within its many different forms,
dispersed type AC powered ELDs are of particular interest, given their high AC voltage
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requirements. Their driving techniques provide valuable insight in developing a solution for an SPD
display.
The same considerations apply to Plasma Displays (PDPs), which utilize the light emissions
produced by gas discharges to produce luminescence. AC discharge type PDPs are driven using
refreshed matrix structures, a technique which is also studied and incorporated into our design [3].
1.4.2 Transparent Displays
Although providing valuable insight into existing AC driving methods, the before described
technologies differ from SPD in that they lack the transparency property. A couple of alternative
solutions do offer this property however.
Electrochromic Devices (ECD), together with SPDs, are the two most important
technologies in the area of light control. They employ chemical substances that undergo coloration
changes when currents are flowed through them. The operating concept is similar to that of a regular
wet cell, with one of the electrodes being a substance which absorbs or transmits light depending on
its different valence states. Unlike SPDs, ECDs have memory, for what DC signals of opposite
polarity must be applied to color or bleach the display (oxidize or reduce the electrochromic
substance). Usually operated with low DC voltages, ECDs are much less stringent with respect to
signal requirements. However, slow response times together with their memory property hinder their
use in display applications in which fast switching or multiplexing may be required [4].
A relatively recent technology, transparent organic light emitting diodes (TOLEDs) are also
surging as a probable competitor in the innovative transparent display niche. In the off-state, the
LED materials are completely transparent and when activated they can be made to produce a wide
range of colors. Although at an advantage over SPD given the color range, the organic compounds
are very susceptible to external conditions. The electrical properties and device characteristic vary
considerably with usage time and other external factors. Lisuwandi and Bulovic propose an optical
feedback circuit to stabilize the luminescent output for changes in the LED (plant) properties.
Adequate and stable output performance is obtainable but at the expense of the transparent property
since one side of the devices would need to be used for sensing the optical output to be compared to
a reference signal [5].
The latest and currently marketed transparent display technology is the holographic back
screen projector. A glass surface such as a boutique show window is applied a special coating onto
which an image can be back-projected at a specific angle. The optical properties of the coating allow
for the image projection, while maintaining its transparency when the projector is off.
This technology is extremely novel and powerful with regards to display resolution. However
it has a disadvantage of cost (projectors), which may accentuate if the required display area were to
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increase. It would in this respect fail to stand against SPD for the ultimate facade-sized display
concept.
From the large-scale display perspective, projections onto building facades could stand as an
alternative to the intended SPD application. The display feature certainly does not affect the
transparency component, since views are unobstructed when an image is projected onto the face of a
building. SPD still stands as an advantage since it can also be used to display information inwards,
especially during the day, when the exterior lighting levels are relatively higher than interior ones.
This is yet another dimension of the SPD-based design idea and provides even more motivation for
this research.
Technology aside however, the static hole-punched advertising surfaces displayed on buses
and some buildings are as of today the best example of the high level motivation of this project. The
device that is to be implemented using the results of this thesis will take a further step, by relaxing the
constraint of fixed images, while harnessing the duality of transparent building surfaces as both
available display space and as necessary design elements.
1.5 Why SPD for this Application?
After the brief review of related display technologies, SPD clearly stands as the best option for the
intended product concept. First, when appropriately powered, SPD is advertised as having a minimal
power consumption of about 0.65 W per square meter [6]. A transparent OLED panel of such area
would consume much more power and would be considerably more complicated to manufacture.
Since the idea is that of using the display on a large surface, precision at the micro level is
not of great concern. A pixel size can be large relative to a human scale, but it will be small relative to
a large building facade or a floor to ceiling transparent display. We therefore need relatively large-area
pixels (around 10 cm a side), which would be far too costly for any other type of technology,
especially that of transparent OLEDs. Holographic projectors could also be used, but again the cost
could be a factor as one projector would be needed per pixel section or module in large area display
surfaces.
Hence, even though SPD is still a monochrome device, the ease of production, operation,
and scalability still deem it the optimal technology for the required application, at least from the
design perspective. Moreover, with the idea of integrating the display into architectural design, using
shades of gray rather than a variety of disparate colors may actually fit in perfectly with a desire for
sobriety.
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1.6 Problem Statement and Issues to Consider
As quoted by the original developers of the technology, "one disadvantage of SPDs is that because
they lack a sharp voltage threshold they are not easily multiplexable - except by active-matrix
addressing. So until a convenient way is found to multiplex them, direct drive will be needed for low-
information-content SPDs" [2]. Given that there is sufficient motivation for the use of SPD from a
design and logistical standpoint, the problem now becomes studying whether SPD is still a feasible
solution from an electrical standpoint.
The main problem in this project is therefore the design of an appropriate switching system
to be able to independently electrify each of the SPD pixels to different opacity levels. The technique
to be used will need to work around a series of constraints imposed by the characteristics of the
currently available SPD film.
First, the film needs to be driven with a low power but high voltage AC signal. Specifications
from the manufacturer indicate operating amplitudes of 80 to 220 VAC and a frequency between 50
and 60 Hz. The high amplitude will necessitate an adequate power supply and conversion system.
The AC voltage requirement means in addition that if we are to use a matrix structure to drive the
display, we need to be able to both source and sink current from each of the independent row and
column drivers.
The lower and upper bounds on the frequency of operation will also need to be considered,
given the capacitive nature of SPD. At high frequencies, the low pass behavior will reduce the voltage
amplitude appearing across the film. The low frequency bound on the other hand may dictate the
feasibility of using multiplexed or refresh type techniques to drive the eventual prototype or may
limit the number of pixels that can be controlled at a time.
The fact that the film is a bipolar load may complicate matters even more when attempting
to use a common-cathode, common anode matrix display technique. Since induced current will be
able to flow in both directions across the load, applying a voltage to one pixel in a matrix will
possible affect the opacity of other pixels, because of undesired paths to ground. This problem is
referred to as crosstalk or ghosting, and may cause several untargeted pixels to become activated [3].
Another constraint is the transparency requirement itself. Unlike alternative display devices,
the area of the pixel is not available for switching circuitry. We can at most make use of the pixel
edges or corners to access the film's conductive coatings.
The feature of being able to drive each pixel at different opacity levels and not just in binary
mode creates the need for an amplitude control switching phase, adding an extra burden to the total
processing time per pixel. This feature is again important with regards to matrix or multiplexed type
driving techniques, all of which will be introduced formally later. Other issues may result from the
12
actual panel layout and bus wiring. These will be presented briefly in the final write up, since the
main focus of the thesis will be the electronic system. The key idea is to try to incorporate all of these
issues into the final and optimal design.
Although the prototype is envisioned as a low-information content display, it will still be a
proof of concept for the ultimate system, in which many of these sub-modules will be integrated with
each other to extend across a building facade or large scale transparent structure. From the display
viewpoint, the large-scale aggregation of sub-modules would still produce high-resolution images
when viewed at a distance, but from the electronics viewpoint the control and driving should
translate into a simpler problem.
Bearing this set of issues in mind, the eventual prototype's target specifications are the ability
to control one hundred independent pixels, with the possibility of applying at least 64 voltage levels
to each of them (1 byte of information). The basic module represents the first step towards creating a
system such as the one illustrated below.
Figure 2. Possible application for the proof-of-concept for the modular and large-scale transparent display
system developed in this thesis.
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CHAPTER 2
PIXEL CHARACTERIZATION
As pointed out in [7], the most important display characteristic is the device's electro-optical
response to an electrical stimulus. It is essential to understand what type of load the SPD pixel
represents from the driving circuit perspective. A second concern is to determine how the
characteristics of the applied signal, the controlled variable, map to the film pixel transparency, the
ultimate variable of interest. This chapter describes the properties of the SPD pixel that delimit and
dictate the design of an appropriate driving circuit and the selection of a corresponding driving
technique.
2.1 Electrical Characteristics
The first step in developing a control circuitry is to characterize the electrical load to be driven. From
the basic available information about the structure and functioning of SPD film, it is clear that the
pixels should behave as parallel plate capacitors. The standard model for a capacitor in terms of ideal
circuit elements is presented below. It includes a frequency dependant resistance and fixed series
inductance and capacitance [8].
ESR Lw C 1
paESR=R,+ w2 C2
W Rleakc
Figure 3. Standard circuit model for a capacitor.
As a first step in verifying the expected capacitive behavior of the SPD film, and the importance of
any parasitic inductive and resistive components, a high-precision multimeter was used to measure
the capacitances of two known pixel sizes. The value recorded for a 9 cm-a-side pixel was 1.841 nF
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and that for a smaller 4.5 cm-a-side pixel was 0.812 nF. The familiar equation for the capacitance of a
parallel plate capacitor is given by:
As
C = -(1)
d
In this equation A refers to the parallel plate area, d to the distance between the plates and e to the
dielectric constant of the insulating material between the plates. With d and e constant for both pixels
(same material) and one pixel having approximately twice the effective plate area as the other one, the
larger pixel's capacitance should also be approximately twice that of the smaller pixel. The
measurements mentioned earlier give a capacitance ratio of about 2.27 (14% error).
The accuracy of these readings can be further ascertained by having a clear picture of the
frequency response of the pixels. Although a problem merely with electrolytic capacitors and at very
high frequencies, one could only be confident enough to ignore the equivalent series inductance in
the frequency range of interest if this response profile resembles that of a first order low pass filter,
as would be the case of a system composed by a capacitor in series with a resistor.
2.1.1 Frequency Response
The SPD pixel is therefore used in a low pass filter configuration, placing it in series with a resistor
and the frequency response of the combined system is obtained. A 30 Volt peak-to-peak sine wave of
a controlled frequency is applied across the resistor and pixel. The peak-to-peak pixel voltage is
recorded as the output voltage and the gain is calculated as the quotient of output and applied
voltages. The following plots present the decibel (dB) gain responses for the two SPD pixel sizes in
series with a 100k resistor of 1% tolerance. The best fits to ideal first order frequency response
magnitudes are superimposed on the measured responses, as a means to check for the first order
nature of the tested systems.
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0Figure 4. Magnitude of the frequency response of the SPD pixel in a low pass-filter configuration.
Several pieces of information can be obtained from the previous plot. Note, for instance, that -20
dB/decade asymptotes have been fitted to the recorded plots. These provide indication of the first
order behavior of the resistor-SPD pixel system, since the recorded experimental responses follow
the same approximate gradient. The -3 dB level is also plotted and serves the purpose of identifying
the approximate frequency of the expected single reactive pole of the system. In a first order low-
pass system the actual amplitude of the magnitude curve is approximately -3 dB below the
intersection of the horizontal and -20 dB/decade asymptotes. The -3dB bandwidth and the response
plot can be used to graphically estimate the pixel capacitances, given the known resistance values.
The transfer function of an RC low pass system is given by:
1
H(jw) = 1
RCjw+ 1
This equation yields a pole location frequency in Hz of:
fpole = 1 (3)
*2)7RC
The above plot suggests pole frequencies of approximately 1000 and 2000 Hz for the large and small
pixels respectively. From the equations above, the effective capacitances are given by equation (4)
below, and amount to about 1.6 nF and 0.8 nF for the large and small pixels respectively. Note that
in this analysis any possible equivalent series resistance is being ignored, given the large rating of the
external series resistor.
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In addition, the gain as the frequency approaches 0 Hz (DC) also tends to 0 dB, indicating, also as
expected, that the capacitor-like first order response has a 0 DC gain.
2.1.2 Step Response
The step response of the low pass system configuration is also recorded to corroborate the capacitive
behavior and the capacitance ratings obtained earlier. The applied signal is now a 12 Volt step
produced by a simple test setup using a MOSFET in series with a pull-up resistor rated at 1 MQ and
of 1% tolerance. The MOSFET's off-state resistance and parasitic capacitance (in the picoFarad
range) are ignored in obtaining the approximate capacitance values.
Annotated plots of the two step responses are presented below. The sampled signals were
recorded using a Tektronics oscilloscope "Save Waveform" feature. The capacitance of the system
can be graphically approximated in two ways. First the initial gradient of the rising exponential
waveform can be graphically calculated. The gradient is the quotient of the maximum or steady state
value (12 V in this case) and the RC time constant of the system. This time constant can also be
obtained from the time at which the exponential crosses the level (1-e-)=-0.632 of the steady state
value. Knowing the system time constant and the series resistance, the effective capacitances can be
readily obtained.
12 7:12
10 - - - - 10
[dV/dt]j [dV/dt]
8 .
12(1-e ) 7.58 12(1c ) ~7.58
au ~ 0.7 mns Tau 1.4 ms
I ms/div 1 ms/div
0 2(8)0 40X) 60(X) 80)) 100(X) 0 2000 4000 (A) 8000 1 000
Sample Sample
(a). Small Pixel (b). Large Pixel
Figure 5. Plots of the step responses of the system composed of an SPD pixel in series with a 1MQ resistor
and driven using a sink MOSFET.
The approaches described earlier and illustrated in the figures above yield time constants of about 0.7
and 1.4 ms for the small and large pixels respectively. These values translate into capacitances of 0.7
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and 1.4 nF after dividing by the series resistor value of 1MQ [Given the size of the external resistor
the ESR is ignored in this calculation].
The set of measurements performed thus far confirm the expected capacitive behavior of
the SPD pixel. Moreover, all qualitative approaches agree on a range of capacitances for the small
and large pixels of about 0.7-0.9 and 1.4-1.8 nF respectively. This information can be used to start
shaping the design of a driving system or circuit.
2.1.3 Single Pixel Power Consumption
The sole fact that there is an Equivalent Series Resistance (ESR) (from wires, pins, transparent
conductor, etc.) implies that only half of the energy supplied to charge a capacitor actually ends up
stored on it, regardless of the size of this finite resistance. Since the stored energy is given by / 2 CV2,
the total required energy is then CV2. Power consumption will depend on how often the capacitor
voltage needs to be charged or discharged, that is, on the frequency of the waveform applied to the
pixel and so is given by equation (5) below:
"pixels =C X V 2 x f (5)
The film manufacturer specifies a range of recommended driving signals with amplitudes between
80-280 VRMS and frequencies between 50-1000 Hz and advertises a continuous power consumption
of as low as 0.06 Watts per square foot (~ 0.65 W/m). The following matrix presents the estimated
power consumption for each of the four combinations of extreme driving signal voltages and
frequencies, obtained using the measured SPD pixel capacitances and the known pixel areas.
Frequency
)0 1000
80 0.071 1.422
; 280 0.871 17.422
Table 1. Power consumption matrix for combinations of extreme driving
signal voltage and frequencies. The tabulated values are in Watts/m.
In the best case scenario, the calculated power consumption agrees to some level with the low values
marketed by the supplier. For a frequency of 50 Hz and an 80 VRMS amplitude, for instance, the
estimated consumption is of 70mW. It is important to note that in order for the SPD to remain
attractive from the power consumption perspective, therefore, either driving frequency or voltage
should be as low as possible. One would ideally want to use the film under the conditions of the top
18
left corner of the matrix above. We come back to this issue later in the analysis, when determining
the optimal driving strategies for the system.
At this point, a clear picture of the SPD as an electrical load is at hand. Appropriate
quantification of these electrical properties will be important, as has been briefly touched here, when
considering the power consumption or dissipation through the electrical circuits to be driving the
array of several of these pixels. As will be seen later, these characteristics will impose constraints on
the final prototype design.
2.2 The Transparency or Transmittance Variable
The next step after the thorough depiction of the SPD pixel is to analyze how the applied electrical
signals relate to the more significant variable of transparency. For this purpose, we start by recalling
basic information about the SPD film.
The introduction section explained how the functioning of SPDs perhaps more closely
resembles that of liquid crystal displays (LCDs). In short, both require an electric field to align
organic particles, in the LCD case causing a change in incoming light polarization, and simply acting
as a light valve in SPDs. In SPDs, therefore, the level of alignment, and consequently the amount of
light let through, is controlled by the strength of the electric field across the two transparent
conductive film layers.
Intuitively, under a constant or DC E-field, one can think of particles acquiring a dipole
moment, moving down the potential gradient and clustering together for as long as the field stands.
What the changing (AC) field appears to do is to keep the particles aligned (the induced dipole
changing back and forth along the particle long axis) without producing any drift or clustering. If the
particle is pulled back and forth within a precise range of frequencies, the net result is a static particle
aligned with the field lines, independent of the dramatically changing potential gradient (reverse
direction on either phase of the AC wave). This average arrangement of particles results in the
observed transparency.
The SPD film is, therefore, a bidirectional conducting element, property which will have a
tremendous impact, particularly when defining the display system's addressing strategy. The degree of
transparency is related to the strength and the duration of the alternating electric field between the
two conducting plates and hence to the applied voltage. The following sections describe the methods
used to obtain a precise map of how transparency changes as the driving signal varies
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2.2.1 Quantifying the transparency function
Given its innovative character, technical information about SPD film is not easily obtainable. Among
the only available specifications is the film's 10% (darker) to 80% (lighter) transmittance range rating.
The relations between transparency and applied signal in this specified range must therefore be
quantified. Two complementary methods were devised.
2.2.1.1 Infrared Emission and Detection
The first depiction method involved the use of an infrared light emitting diode and a phototransistor
with an amplification stage [9]. A wired pixel was placed in the infrared signal path and the received
power recorded for different applied signals.
The emission-modulation-reception stage was enclosed in a black box, blocking any
environment light that could result in an unwanted measurement artifact. The total received power
without the film (control case) was recorded as a voltage level at the phototransistor circuit output. A
schematic representation of the basic system is provided in the figure below.
R2 1OM
5V
R1
100 C1 8pF
12 V
Di C3
LTE-52b8 l3 \Output lu
Light-Blocking OPT101
Enclosure -0
Cross-Section
of SPD Film
Pixel
Figure 6. Set-up to measure the transparency level dynamically using
an infrared emitter and photo-detector pair
The emitted power was limited to within the specified operation ratings of the LED using a 5V
supply and a 100 Ohm series resistor. On the detection side, the basic phototransistor topology was
used, as dictated in [9], with a stabilizing capacitor across the supply pins and a 10 Mega Ohm
compensation resistor as the only additional parts. The external resistor sets the internal current-to-
voltage gain at 107 V/A. This setting, together with the controlled current through the emitter diode,
places the range of the phototransistor output voltage between 2 V (dark pixel) and 4 V (no pixel)
approximately. The datasheet for the amplified photo detector indicates that the input luminance to
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output voltage relation is linear at this operating point. Hence, voltage should be a scaled indicator of
received power.
The input power is adjusted to avoid saturation. In establishing the size of the current
limiting resistor, the maximum power received (with no film) should produce just about the expected
positive rail voltage - in this case 12 V - at the amplified photo-detector output. In this way, the
transmittances can be accurately measured as a percentage of this maximum voltage level (total
power sent).
2.2.1.2 Digital Camera and Image Analysis
Additionally, a commercial digital camera was used to obtain the characterization of the transparency
parameter. For purposes of mapping the transparency level as a function of the applied signal, a small
pixel array was set up and superimposed on a computer monitor with a white background at a 100%
brightness setting. The digital camera was used to obtain a picture of the pixel array as voltage is
varied in 5V steps. The picture frame includes a portion of the white background, to allow for the
normalization of the image contrasts. To be able to establish valid comparisons the picture frame was
fixed at the same position using a tripod.
Most digital cameras are equipped with an automatic gain feature, which for purposes of this
comparative analysis was disengaged. This was the first measure assumed in the attempt to minimize
the effect of possible camera gain-stage non-linearities. Other checks were also run, and are covered
later. Additionally, to facilitate the subsequent image registration and analysis, the black and white
picture format in this particular digital camera was selected.
Studied
Pixel Control
Array Circuit
Figure 7. Active and inactive pixel pair superimposed on a white PC screen. The signal applied to the active
pixel is varied and pictures of the dotted region are taken to quantify the pixel transparency function.
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The obtained pictures are stored as RGB multicolored bitmaps. These are loaded into MATLAB as
3-dimensional arrays, for subsequent image analysis which will produce the evolution of the pixel
image tones as voltage is varied.
2.2.2 Image Analysis
In the intended application, SPD technology would lie among passive display systems, which work
by modulating light produced by an external source rather than sourcing it themselves. Since the
brightness level in a light-valve depends on background lighting, the plots are normalized to the
maximum range of recorded brightness in the picture.
White Computer Monitor
Background
L
Inactive
Pixel
Black
Masking
'ape
Signal Wire-*. /-
_ _ 
_ _ 
_ _ Active
:Pixel
I C
640 Pixels
Figure 8. Actual picture obtained using the digital camera. The annotations illustrate the sections whose pixel
brightness averages are used to quantify the % transmittance for a given driving signal.
The figure above shows a typical frame obtained for the transparency characterization. The fixed
bitmap is divided into sections, whose relative average brightness levels will be tracked and compared
as voltage is varied.
Transmittance (T) is defined as the ratio of emitted (P) to incoming power (P;). That is,
P%0T =100 x (6)
In this measurement setup the exact value of the incoming power is unknown. The analysis is
normalized to the range of brightness values spanned by the opaque tape value and that of the
window screen (brighter). The normalized transmittance is calculated as follows:
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(6)
%T, =100%x AD (7)
"C -D
Here A, B, C and D refer to the average pixel brightness in the frame section corresponding to each
letter, as indicated in figure 8 above. Note the image appears blurred, a direct consequence of the 2D
Median filtering aimed at eliminating image glitches or outlying pixel values before averages are
calculated.
In both of the methods proposed, the main idea is to have a source of light of known
intensity and a well-characterized light-detector. Performing tests using two alternative setups ensures
that the data obtained are valid as the two sets of results serve as checks on each other. In addition
the great advantage of the analog photodiode pair setup is the ability to measure and save quasi-
analog behavior. This method is clearly great for analyzing dynamic and transient behavior. On the
other hand, the digital camera method, cannot take pictures at a high enough rate to efficiently
sample the transitions between transparency levels. Its true potential lies in the color to brightness
mapping and in the quantification of the transparency level versus voltage relation. The results of this
image analysis are presented in the next section.
2.3 Transparency as a Function of Applied Signal Characteristics
The first result of the pixel transparency variable is a plot of applied RMS voltage versus normalized
transparency as measured by the image analysis method just described.
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Figure 9. Plots of camera-measured transmittance and fitted hyperbolic tangent function
vs. applied AC input voltage.
The most important feature of this plot is the non-linear behavior, in particular the saturation
occurring in transparency as voltages reach the 80 Volt RMS mark. The behavior is expected since
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there must be a maximum level of alignment but it is interesting to note that the gradual transition
onto that point is non-linear either.
This behavior requires a first check on the accuracy of the methods used. It is essential to
check whether the observed non-linear behavior is a property of the film or if it is introduced during
any of the conversion stages which transform a luminance reading ultimately into a one byte
brightness value in a MATLAB array.
The plots below present the actual pixel values for the important sections in the analyzed
image. Both the 0% and 100% brightness indicator levels, the top and the bottom lines, show a
tapering decrease in value. The active pixel voltage shows the familiar saturating trend and the
inactive pixel follows the trend of the former two sections.
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Figure 10. Plots of camera-measured transmittance of different image sections vs. AC input voltage.
As the image content is changing, therefore, in spite of having disengaged the camera's auto-gain
function, the recorded brightness levels appear to vary. To study whether this is owed to a systematic
effect, the actual brightness ranges are also analyzed. The plots below present the evolution of the
maximum brightness range as the image is varied. The top line, representing the difference between
maximum and minimum recorded brightness levels appears to go down as the inactive pixel voltage
and its corresponding brightness increase. That is, the brightness levels at opposite extremes of the
range are not being amplified or transformed by the same gain. This is a clear sign of non-linear
behavior in the camera stage, and the extent to which it affects the quantification of the voltage to
transparency relation must be determined.
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Figure 11. Differences between maximum and minimum brightness levels vs. AC input voltage.
2.4 Checking the Effects of Camera Non-Linearities
The digital camera method is based on the assumption that the camera gain non-linearities will have
negligible effects at this particular operating point. Backlighting determines the coloration and hence
contrasts in the pixel arrays. The behavior with respect to backlight is not expected to be linear. That
is, under different backlighting settings the contrasts between pixels operated at different levels may
be different. However, at a fixed operating point, the small signal variations of the relative pixel
brightness levels should be approximately linear.
More accurate results could have been obtained by taking shots with different apertures [10]
or simply by doing measurements with different brightness settings on the computer monitor.
Although these procedures are not followed, and since the non-linearities or gain variations in the
plots above seem rather trivial, a backup check is carried out to make sure that the image analysis is
not seriously affected by them. To confirm the validity of the digital camera method, a VRMS vs.
transmittance curve is also mapped using the diode/photodiode setup. This new curve is
superimposed on that obtained using the digital camera method in figure 12 below.
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Figure 12. Voltage vs. transmittance relation measured Figure 13. Log-Log plot of radiant power vs. output
with emitter/detector diode. voltage for the photodiode detector [9.
The characterization performed using the diode setup shows an extremely similar saturating trend at
high voltages. The input diode data sheet presents a plot of input current vs. radiant intensity of
linear profile. The power vs. output voltage response plot for the detecting photodiode is seen above
and is evidently linear. Since we can be confident of the linearity of the diode/photodiode setup, and
since the camera method curve produces a comparable behavior to that recorded with this setup, we
can also be confident that the disengaged camera gain does not produce a significant artifact. The
non-linear behavior of the voltage vs. transparency relation is a property of the SPD film therefore
and the design needs to work around it.
2.5 Linearizing Transformation
For purposes of controlling the opacity of a pixel, the notion of a linear transmittance or
transparency range must be incorporated into the design, even though this variable is a non-linear
function of applied voltage. The relation is linearized using a transformation function. That is, if
specific percentage transmittance is required, the value is fed into this transformation function and
the voltage which is expected to produce said transmittance is calculated.
Inspection of the measured waveform suffices to narrow down the choice of possible
approximating functions to a hyperbolic tangent function. After a series of trials and adjustments a
fairly accurate fit of the data was obtained. The fit curve is superimposed on the original measured
data in figure 9 and the equation is given below:
% = 40tanb(0.05(VRMS - 20)) +42 (8)
The actual linearizing function maps the desired transparency to the necessary voltage amplitude and
it corresponds to the inverse of the best fit function:
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VRMSrequired = 20(arctanh( )-42)+20 (9)40
This transformation will be added to the control software, and will represent the last step before
downloading commands to the actual switching system board.
The analysis thus far provides a much clearer view of the load characteristics. Some
important points to bear in mind are the lack of threshold in the SPD activation, the extremely low
measured effective capacitance and the non-linear response of transparency to applied voltage. We
now proceed to analyze different ways to drive the SPD pixel with the intention of building a testing
platform for subsequent tests.
U
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CHAPTER 3
SUPPORTING TEST PLATFORM
Given the electro-optical characteristics of the SPD film, the space of possible driving techniques and
the corresponding supporting electronics is at this point better defined. The question of the required
driving signal for the SPD has been settled and we now turn to reviewing ways to reproduce such
signals across the pixels. We start by reviewing several possible switching topologies, exploring their
advantages and finally narrowing down the choice and making a case for a dual MOSFET totem pole
topology.
In an attempt to explore the feasibility of the different driving alternatives a test circuit
platform utilizing the selected power electronics is devised, granting the necessary versatility to
reproduce and hence study a wide range of driving signals. The test platform, basis for the majority
of the test phase of this project, provides insight into the set of discrete components and the possible
topologies one could resort to if an SPD-specific driving chip were to be developed in the future.
3.1 AC Drive Alternatives
The structure and associated behavior of the SPD film necessitate an alternating driving voltage for
the control of the film's transparency. The first question to be asked therefore is how to produce an
effective high voltage AC signal across the pixel. Fine control of the transparency levels is also part
of the design concept, and it should be brought about by manipulating features of the applied HV
signal. In addition the solution to the previous two problems must be extended to an array of pixels.
What follows is an outline of feasible alternatives to tackle the stated problems.
3.1.1 High Voltage AC Rail
When power dissipation and regulation are not pressing issues, the AC mains are a reasonably
reliable source for a high voltage waveform. At 110-120 VRMS in the U.S ( 155 -170 V amplitude),
the mains provide an RMS voltage in the saturated region of the voltage vs. transparency relation
presented in the previous section, at a marginal component overhead and with no need for voltage
28
amplification. The major disadvantage arises from the lack of flexibility, since under this topology the
drive frequency cannot be controlled.
Alternatively, a digital circuit could be used to produce a zero offset wave of more easily
controllable parameters. A Digital to Analog (DAC)-based solution or frequency-mediated sine wave
generator ICs could be used for such task [8]. In either case, these solutions would entail an
amplification stage to be able to reach the high voltages needed for operating the SPD pixels at
maximum transparency levels.
3.1.2 DC-AC Conversion and High Voltage DC Rail
Another option to recreate AC drive signals across pixels is to use DC-AC conversion by effectively
sampling from HV DC power rails, and alternating the polarity of the connections to the pixel
terminals. The HV levels could be obtained readily by rectifying the mains AC signals. This solution
stands out for its versatility, as more of the signal parameters can be varied and their effects analyzed.
3.2 Controlling the Transparency
The load characterization clearly depicts the capacitive behavior of the SPD pixel. The effective
voltage across a capacitor in any form of RC circuit depends on a fixed DC gain and the frequency of
the wave being input to the system. Being transparency a function of RMS pixel voltage, varying gain
and/or drive frequency are the most straightforward strategies for transparency control.
Clearly, by changing the effective amplitude of the input signal, the electric field strength and
hence the transparency level are directly controlled. However, given the inherent series resistance (be
it from wires, the pixel conductive layers or from an external resistor), the low-pass nature of the
pixel -resistance aggregate system yields yet another method to control the transparency, taking
advantage primarily of the attenuation of pixel/capacitor voltages at high frequencies.
3.2.1 Direct Amplitude Control
For either the direct AC wave drive or the sampled DC drive direct amplitude control would require
a variable gain or amplification stage. Under the HV AC alternative direct amplitude control requires
a variable low voltage AC wave generator followed by a HV amplification stage, possibly a
transformer. The amplitude of the low voltage AC signal, and consequently of the amplified output
wave, can be easily and digitally controlled using a digital to analog converter or a digital
potentiometer.
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The major issue is clearly the amplification stage. A survey of components in the HV niche
yielded a line of high voltage operational amplifiers by APEX semiconductors, the major disadvantage
being the extremely elevated cost, barring this alternative from the space of feasible solutions.
High-voltage adjustable regulators could also be an interesting option. The Texas
Instruments TL783 [11], with an adjustable output range of 2 - 125V is perhaps a suitable choice.
Although the in-depth discussion is deferred for later, the maximum voltage constraint will probably
limit its use for strobed or multiplexed systems. That is, if one single HV rail is to be used, the
driving strategy will necessitate some form of strobing or multiplexing. When this is the case, in order
to apply an effective voltage of over 100 VRMS, the applied samples or pulses must be high enough
to average up the periods in which other pixels are being serviced. Having the maximum value
capped at 125 V may represent a problem in this context.
It is also possible to resort to high voltage transistors and develop an application-specific HV
variable supply, which would certainly relax the minimum limit on the HV level. Several basic design
alternatives are briefly introduced in [12]. The design of such supply, essentially an operational
amplifier, would require feedback analysis to produce a fast slew-rate and response and be able to
switch the amplification level quickly between when pixels are being serviced. The determining step
would be the characterization of the gate-signal to output-signal frequency response of the switching
element, to be able to close a control loop around the level converting stage. Although also
applicable to the fixed DC rail alternative, the overall cost, now in terms of time, deems this option
equally undesirable.
In theory, however, it is also possible to have a series of discrete and fixed DC voltage rails,
switching the desired voltage onto the required pixel. This option would only be practical up to a
certain number of discrete voltage levels, a greater range demanding considerable component
overhead -basically one switch per voltage level. This additional complexity would add to that of the
switching or driving devices. What is more, given the wide range of voltages that produce distinct
transparency, more than just a few discrete tones or voltage settings will be necessary. Since the
response appears monotonic at least before the evident plateau, to maximize the pixel's information
content the control levels should be as many as possible.
3.2.2 Amplitude Control by Frequency
The main advantage of resorting to a frequency dependent control mechanism is that only a single
non-adjustable voltage level is required. This technique takes advantage of the low-pass behavior of
the wire-pixel system. Since both the wire resistance and the measured and verified effective
capacitance of the pixel are insignificant, however, the RC time constant of the system will be
extremely low, giving it an enormous -3dB bandwidth - with C at 2 nF and a wire resistance of about
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less than 1 Ohm this number is at around 5 GHz! Consequently amplitude control would have to be
brought about using signals far into the HF spectrum unless a large resistance is added to the driver
output. Although possible, such high frequency switching may be hard to implement without taking
the design complexity to another level.
3.2.3 Phase Control and Pulse Width Modulation (PWM)
Most dimmer-switches resort to phase control to regulate the amount of current being sourced into a
load. A bi-directional pass element, usually a thyristor and more precisely a TRIAC, blocks the
current path at a certain phase angle (time from the zero crossing) of the AC wave. The longer the
blocked portion of the AC wave, the lower the apparent intensity of the bulb. In the case of a
resistive load (bulb), across which voltage changes instantly, visual perception represents the low-pass
filtering stage.
The phase angle is usually adjusted using a potentiometer between the signal (mains) line and
the TRIAC gate (current drive). Digital Control could be incorporated by having the high voltage AC
wave, feeding a clipped version through a zero crossing detector circuit and use an interrupt initiated
process to control the amount of time to leave the TRIAC pass element in the on state. The driving
of the TRIAC could be performed with high current drivers.
The DC analog of phase control is Pulse Width Modulation (PWM), which essentially uses
constant voltage pulses of varying width to control or vary an effective applied voltage. If the on-off
switching or pulsing is done fast enough, the net effect is an average voltage given by the product of
the pulse voltage and the duty cycle. In this context, pulse width modulation (PWM) effectively
provides a means to control the RMS voltage and indirectly the transparency of the SPD pixel.
PWM depends on the accurate manipulation of the switching waveform (e.g. when varying
pulse widths precisely), this usually not being a problem at the logic level. To setup a PWM strategy
at the voltage levels required to drive the SPD film, on the other hand, the driver must be composed
of fast switching components. This requirement points in the direction of the MOSFET. The main
advantage of such a switching solution is the minimal design overhead in terms of power electronics,
since there is no need for the pixel drivers to have complicated high-voltage adjustable supplies or
bulky transformer stages (except to provide metallic isolation). PWM just requires a stable HV rail,
easily obtainable from the isolation and rectification of the AC mains waveform and an appropriate
gating component to source current from it.
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3.3 Extension to Pixel Arrays: Narrowing Down the Space of Solutions
The many alternatives discussed so far tackle the problem of driving an AC wave onto the SPD pixel.
The plane of feasible solutions varies when this type of drive is extended to a matrix arrangement of
such pixels, as would be the case with a display. Although TRIACS might be adequate for strobing
successive phases of a HVAC wave, the display constraint still pushes towards a MOSFET-based
solution on the grounds of component size, high switching speeds and practically full control of the
effective cross-pixel applied wave [13].
The use of high-voltage rails and switching elements turns out to be the most optimal design
feature in terms of flexibility. With the MOSFET solution, frequency, pulse width and also polarity
can be digitally controlled, a useful capability to have in the early test stages of a prototype.
3.4 High Voltage MOSFET Driving: The Half-Bridge or Totem Pole
With its fast switching times and high voltage ratings, the MOSFET is perhaps the best suited
switching element for the flexibility required of a test platform. Displays usually resort to some form
of multiplexed or strobed driving technique, where the switching times are one of the main
constraints on the size of the display. This is particularly the case when the voltages to be switche are
considerably high due to the need for high slew rates.
The main idea behind a level converter system is to have two pass elements, to source and
sink current to and from a load. A MOSFET half-bridge configuration does precisely that. When
arranged in a totem pole or half-bridge topology, combinations of N and P channel MOSFETS can
be used to source and sink current from positive and negative HV rails, to provide a path to ground,
or to appear as a hi-impedance output. The conversion from digital logic to over 100 Volts, more
precisely the gating of the IV power MOSFET, calls for special drive considerations.
3.4.1 High and Low Side Driving
In a totem pole setting, two MOSFETS are connected in series and used as either source or sink
device with the appropriate control logic. The problem is "how to translate the information in a
switching function into the actual device function" [8]. If two N-Channel type devices are used in a
source-drain alignment, the top MOSFET's source terminal actually floats on the half-bridge output.
The device cannot be gated with a voltage referenced to ground, since the conductive state is reached
when its gate-to-source voltage reaches a threshold.
A thorough discussion on the issue of high-side or floating drive is presented in [14] and
several plausible design routes are recommended. Among these, and presented here for its simplicity,
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is the bootstrap capacitor method for high and low side driving of a dual N-channel MOSFET half-
bridge.
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Figure 14. Basic dual N-Channel half-bridge driver using bootstrap method for high-side gating.
The high side gating occurs when capacitor C1 charges through the fast recovery D1N4148 diode as
the low side power driver sinks current from the output node. When the low side power MOSFET
stops conducting, the capacitor is effectively holding an above threshold gate to source voltage that
floats on the output, just like the source of N-Channel MOSFET. In order to source a high voltage,
therefore, the high side driver input signal must be low and the low-side input must be high. The
maximum pulse width is dictated by how well the bootstrap capacitor maintains its voltage.
Additionally, one could also just choose to use a common drain CMOS half-bridge, with the
advantage of being able to reference the high-side gating of the PMOS to the HV rail and the low-
side NMOS to the opposite supply. The basic driver topology for this alternative is illustrated below.
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Figure 15. CMOS half-bridge driver using simple RC gate drive.
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In this driver circuit, the high-side P-Channel MOSFETS are gated by the voltage temporarily
appearing in the source-gate resistor as the voltage at the base of the RC circuit changes. Assume, for
instance, that the system starts in steady state. The gate capacitor is charged to +HV or 150 Vdc in
this case. When the MOSFET driver's output goes high, the gate will actually be at a higher level than
the PMOS source until the capacitor discharges. When the MOSFET driver output goes low again,
the capacitor now charged to less than +HV will actually trigger the top PMOS. The maximum
width of the applied pulse is controlled by playing with the RC time constant.
Perhaps the only difference between the two presented driver designs is the ability of the RC
gated drivers to supply both +HV and -HV pulsing. Again in the interest of adaptability, versatility
and simplicity, this driver is selected for the support test platform.
3.5 Basic Discrete Component Test System
At this point the objective was to build a system that grants enough freedom and power to vary the
many possible features of the signal applied to an SPD pixel. The basic discrete element system is
built around the half-bridge MOSFET drivers described earlier. Each N and P channel CMOS pair
has an associated level conversion stage, allowing the gating of the high-side MOSFET and a power
driving chip interfacing it to the digital logic control circuitry. The operation of the control logic, the
timing and program flow are controlled in software using the micro-controller unit.
3.5.1 Microcontroller Unit (MCU)
The selected microprocessor, the ATTIny26, is part of the RISC architecture microcontroller family
by ATMEL. Among the main on-chip features are multiple function I/O ports, an on-board ADC,
timers and an external interrupt. The chip offers 2KByte flash memory space for program download,
128 Bytes of EEPROM and can be clocked internally to run at 16 MHz with no additional
components.
3.5.2 Signal Routing
The MCU handles the switching algorithm implementations. Each driver requires two control lines
be set to High, Low or Hi-Impedance (Hi-Z) states. Two 8-bit independently addressed latches were
used to route the signals and information put out by the microcontroller. PORTA in the ATTiny26
was configured as an I/O and hardware control port. 3 PORTA lines were used to select the byte
position within a latch, a fourth one was used to select one of the two latches (column or row) and
the other pins control the latch and reset lines. The initial test platform thus contained the capability
of driving a 4 by 4 pixel array utilizing a large variety of strategies. At this stage in the design process
power to run the system was sourced from laboratory equipment.
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Figure 16. Schematic representation of supporting test platform
3.5.3 Basic Operation and Software Algorithm
The main operational functionality and the first level of design abstraction are brought about by a
simple C function called updatejlatch [Appendix B]. The function takes in a COLUMN, a ROW, a
PHASE flag and a PULSE WIDTH parameter and proceeds to turn on the drivers corresponding to
the pixel at the row and column intersection accordingly.
This software handle together with the system illustrated in the block diagram presented
above conform the basic platform used to test the several methods to drive the display. The analysis
of these methods is deferred for Chapter 4 where the focus now turns to evaluating a wide variety of
driving and wiring strategies.
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CHAPTER 4
DRIVING TECHNIQUES:
TESTS, RESULTS AND OBSERVATIONS
This section outlines the driving strategy tests performed using the platform described in the
previous section. The analysis draws from the load behavior determined in chapter 2 and attempts to
reconcile a series of load-imposed constraints in an optimal pixel arrangement and associated driving
technique. Several alternatives are introduced and compared, their advantages and limitations pointed
out and a final strategy selected and illustrated.
The characteristics of the load require that every pixel be driven with an AC signal of varying
voltage. The control of the transparency level is as has been seen a function of the RMS voltage
applied across the pixel. From the hardware and implementation standpoint, the combination of
PWM amplitude control and dual MOSFET driving stood out as the most flexible yet robust
solution and now the different ways to apply a variable voltage AC signal with this platform are
reviewed and compared.
4.1 Pixel Addressing Techniques: Physical Wiring
Although the specific electronic implementations vary, most of the driving circuits for the display
technologies briefly introduced in Chapter 1 encompass aspects of a defined set of addressing
techniques. These are classified into two broad categories, direct driving and multiplexing. The load
characteristic dictates which category the display system will fall into.
4.1.1 Direct Drive
Under direct drive, each pixel's signal electrode has its own circuit driver and is electrified
independently of the other pixels, but at the same time. The anode or ground electrodes are usually
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tied together. There is therefore a continuous application of power and since no periodical refreshing
is required the system is also referred to as static driving.
This addressing method is perhaps both the simplest and most robust. For instance, a failure in one
driver element would only affect a single pixel, whereas as will be seen briefly, in the case of matrix or
multiplexed addressing, it would affect a whole column, row or concurrent group of pixels. In
addition a close connection between pixel and driver allows for easy implementation of a
compensation or feedback system to stabilize the pixel output against component performance loss
[5].
In spite of these advantages however, the lack of scalability limits direct addressing to very
low information content displays. For our purposes, for instance, the easiest way to switch a variable
high voltage signal to each SPD pixel would be to assign each a high-voltage source and a control or
switching totem-pole driving element. For a 100 pixel system, however, this technique would
translate into more than two hundred discrete components, a problem both in terms of cost and
bulkiness. If n is the number of pixels under static driving, the complexity, component use and cost
of the system grow linearly with n.
4.1.1.1 Power Consumption Constraint
For purposes of our intended application in particular, continuous application of signals to each pixel
is not efficient in terms of power consumption. On top of the systematic desire for low power
systems lies the issue of the large-scale feature of this display application. Recall that the main
rationale for the use of SPDs is their advertised and by now confirmed trivial power requirements. If
their use were to be extended to very large surfaces one would want to keep the consumption as low
as possible for such an application to remain attractive.
Although it would definitely minimize both control lines and drivers, the main reason to
resort to some form of strobing is therefore to reduce power consumption. By way of illustration,
take a 100 pixel display, each pixel being one of the 9 cm a side squares characterized in Chapter 2.
The theoretical power consumed by one such pixel when a V volt 0-offset square wave is applied to
it is of ~CV2. When using direct drive, all 100 pixels are using said amount of power. If, on the other
hand, the driving circuit were charging one pixel at any one time then the required power would be
just 1% of the previous total. In ideal terms, single-pixel strobing could therefore allow one to drive
10,000 pixels with the same power consumption used to direct drive 100 pixels. As a matter of fact,
the actual power consumption would have to include the gate and output capacitances of the driving
elements and the power usage of control circuits, but the figure would still be much lower than under
concurrent drive.
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Albeit attractive from the power consumption viewpoint, effective strobing introduces a
whole new set of conditions and design requirements, however, and it is ultimately dictated by the
load type characteristic whether it can be implemented or not. The discussion now turns in the
direction of multiplexed driving strategies, looking into whether it is feasible to strobe in an AC wave
onto an SPD pixel.
4.1.2 Multiplexed Addressing and Dynamic Drive
The alternative of multiplexed drive stands as possible solution to the scalability and power
consumption considerations of this particular application, at the expense of some robustness and
operational simplicity. The display is set up as a matrix structure with common anode rows and
common cathode columns each assigned an independent gating element. In square displays, the
complexity and component use now grow as the root of the total number of pixels.
The benefits of multiplexed drive in terms of the amount of signals or drivers that must be
controlled are evident. For a 100 pixel display, we would be talking about a 90 gating component
difference with respect to AC direct drive. The implementation of multiplexed drive requires,
nonetheless, thorough consideration of the load response characteristics. The need for fast switching
necessitates faster pixel responses as well as an extremely precise switching control.
4.1.2.1 Passive versus Active Matrix Drive
In traditional multiplexed drive, gating elements are located peripherally, opening up a path from
signal (source) to ground (sink) across a component connecting a column and a row bus. In active
matrix technology however, signals control a gating element, typically MOSFET switches, which are
connected in series with the load. One set of lines carries the voltage signal to be applied to the pixel
device, and the other set controls the on-pixel gating. Active matrix driving therefore still requires
one gating component per pixel, but it makes use of multiplexed control and power signals to reach
each of them. That is, there are savings with regards to control lines but not to the required number
of drivers.
4.2 The Electromechanical Transparency Time Constant
SPD film has no state memory and consequently has to experience a continuous voltage waveform
of specific amplitude across its terminals in order to remain transparent. Its response, specifically its
turn-off time, is therefore particularly important in establishing whether a refresh system could be
used to drive it.
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To investigate whether the SPD can actually be pulsed, we resorted primarily to the diode
emitter-detector setup introduced in Chapter 2, since it allows for the simultaneous analysis of the
dynamic behavior of the pixel voltage and the transparency variable.
The step response of the pixel system as measured by the transparency variable was obtained
by applying periods of HV AC drive, basically a 150V square wave at about 625 Hz, and observing
the output of the photo detecting circuit as these "oscillation pulses" are applied. The plots below
present the driving HV signal and the detector output voltage, a gauge for the level of opacity of the
pixel. During the actual drive period, the detector output oscillates following the input waves' edges
and its average value (position) increases. At the point when the drive signal is off, the transparency
level (voltage) decays slowly until a new pulse of oscillations is applied. It is seen here that although
steady state transparency levels do follow the amplitude of the applied voltage, the voltage rise times
and decay times are much faster than those of the transparency variable.
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Figure 17. Applied (top) and output (bottom) voltage level for the photo-diode setup.
When dealing with SPDs in which organic particles are on suspension inside two conductive parallel
plates there is a time-constant related to the changes in the cross terminal voltage. A second time
constant is associated to how fast random motion disorganizes the particles in the suspension when
there are changes in the AC-field, and it is quite likely related to variables such as the suspension
viscosity, or any other variable affecting the diffusivity of the organic particles.
In the context of displays, and precisely of strobing or pulsing strategies, the slow dynamic
behavior of this transparency variable is of great advantage. It implies that once the transparency is
obtained, it takes but a simple update pulse at a certain cuttoff frequency to maintain that state. In
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this qualitative analysis the scaling of the photodiode output is not an issue. Independent of the
vertical scaling, the time evolution provides a great insight into the speed of the transparency decay
times.
4.2 1 Limits on the Image Refresh Rate
In the interest of expanding the use of this prototype for the display of video-like images, it is
imperative to identify how fast these rise and decay times are. The first step in doing so was to
change the properties of the drive signal, to increase the wait between oscillation periods and be able
to better map the decay curve of the transparency variable. The photo detector output waveform for
the new driving signal is presented below at two levels of resolution.
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(b) Zoom of the step response of the transparency
variable as measured by the photo detector output for
alternating HV oscillation periods.
Figure 18. Analyzing the transparency variable time constant by applying high frequency AC pulsed sections
and observing the decay of the photo detector output voltage.
The plot above left shows the voltage output of the integrated photo-detector and amplifier and
indirectly provides information about the decay of the transparency level. The plot on the right
zooms in on the transparency level proxy variable just as the oscillation pulse has been applied. In
spite of the high frequency distortion, the overall discernible trend in both graphs is that of a first
order step response, the decay showing up perfectly on the left plot and the charging-up on the right
one.
As expected, the rise times are faster than the fall times. Whereas in the rising transparency
stage an electric field is forcing the alignment, on the falling transition only random motion causes
the disordering of particles. Approximate values for the rising and decaying time constants can be
obtained by taking them to be exponential in time, a reasonable approximation given the plots above.
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The rise and fall times appear to be of about 0.8-1.2 seconds and about 3-4 seconds respectively. For
purposes of identifying driving frequency constraints in the pulsing drive context, exact values for the
rising and decaying time constants are not crucial, and are estimated again graphically as indicated in
Chapter 2 for the pixel capacitances. The rising time constant is of about 500-600 ms and the decay
time constant of about 3 seconds.
As mentioned before, the slow decay times may be advantageous from the multiplexed drive
standpoint, since they provide some leeway on the required pixel update frequency. However, too
slow a decay rate affects the speed at which the aggregate pulsed-in panel images can be changed or
refreshed. For video-like displays, the images need to be refreshed at frequencies above 15-20 Hz.
With decay times in the order of seconds, fast refresh displaying is clearly not possible, especially if
one wants to take advantage of the whole transparency range of the SPD pixel.
The discussion now turns to multiplexed driving, motivated by an interest in lower power
dissipation, and it appears that, due the slow response of the SPD pixel transparency, it may be a
feasible solution.
4.3 Optimal Multiplexed Driving Strategy
In the context of strobed driving, the required update rate is dictated by the propensity with which
the driven element holds its current state. The plots of the transparency level decay show that,
although following an exponential-like decay, transparency does start changing immediately after the
drive voltage is removed. Intuitively, the lack of signal just after the oscillatory pulse stops implies
that the average voltage applied per unit of time is reducing slowly with time. Transparency follows
the reduced average voltage and drops accordingly.
The key issue here is to make sure that the servicing frequency together with the applied
signal voltage, give an average applied voltage that will drive the transparency level to the required
level in the first place. The transparency variable is still a function of steady state or average voltage
after all and, although the decay will be slow, the pixel will lose transparency if the average voltage
applied to it decreases.
The control system will allocate each pixel in the display a specific service time. During this
time, the signal properties will have to be adjusted to produce the effective AC drive and the required
transparency levels. A series of alternative approaches to tackling these two issues are exemplified in
the next section.
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4.4 AC Signal Dynamic Drive
Matrix addressing guarantees that all pixels are independently reachable either with fewer
components (passive) or just fewer control signals (active), but a more complex system needs to be
built around it to be able to display an image that requires several pixels to exhibit different opacity
levels concurrently.
This is accomplished by using the independent addressing capabilities of matrix switching to
implement a fast refresh system. Rather than applying a voltage continuously, signals could be pulsed
onto a pixel periodically at a fast enough repetition or refresh rate that guarantees that an average
pixel's intensity (voltage level) will not decrement by an evident amount while the system is pulsing
signals onto the rest of the pixels. In light of the AC signal operation of SPD, successive services to
each pixel would have to be of opposite polarity, a requirement that adds to the complexity of the
problem. The following discussion presents an overview of different strategies to multiplex AC
signals onto an SPD pixel using the MOSFET based test platform. Each driver can provide three
states, HI, LO or high-Z.
4.4.1 Pixel Servicing Alternatives
This technique handles strobes by phases, first handling the positive phases for all pixels and then
their negative phases. During the non-servicing time, the drivers are set to high-impedance or
floating state. The resulting pixel and photo-detector output voltages are presented below:
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Figure 19. Interleaved pulsing, floating state during non-servicing time.
Since the pixel is left floating during the non-serviced period, it remains charged. Because even a
small pulse charges the output voltage to the max rail value, the effective amplitude cannot be
controlled by varying the pulse width during the service time. The alternative is to ground both pixel
terminals after the required pulse width has been applied, discharging the capacitor voltage before
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floating its terminals and causing the desired effect on the transparency. The effective waveform for
this strategy is presented below. Note that the pixel transparency, as evident from the photo-detector
output, remains at the same level as before which confirms there is not need to leave the cross-pixel
voltage charged between services.
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Figure 20. Interleaved pulsing with pixel voltages discharged before being floated.
The service time for this strategy is constrained by the minimum required driving frequency for SPD
film of 50 Hz. At 50Hz, the half period is of 10ms. For a 100 pixel display, each pixel would be
assigned only a 100 iLs servicing time. The issue here is, as was explained earlier, that the required
operating voltage will have to be adjusted to make sure that the effective RMS or average voltage can
actually caus-e the maximum transparency level.
A third alternative is the application of a bipolar pulse. Under this strategy, the pixel is
completely serviced during its allotted time and it in theory gives the transparency variable a pulse-
like kick. As long as the frequency of the +/- pulse is within the specified SPD limits, the servicing
rate must be constrained by the perceptual fusion frequency (- 10-20 Hz) and the actual RMS
average voltage the pixel sees. If we would like to keep the HV rail at a reasonable level (i.e. below -
300 VRMS maximum rating of the SPD), the maximum duty cycle that could be used to attain the
full transparency (reached with 60 VRMS) would be off about 60/300 or about 20%. That is, only
five pixels would be able to be serviced before restarting.
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Figure 21. Bi-polar pulsing of transparency variable.
As a final note, the equivalent plot is presented for continuous drive at the same corresponding
frequency. The photo-detector voltage is at the same level as in the previous cases, showing that a
pulsing strategy can produce the same transparency level as continuous drive at this particular refresh
frequency range of about 100 Hz.
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Figure 22. Transparency level with continuous drive under an equivalent voltage level and frequency.
The main issue at this point is the constraint on the number of pixels that can be strobed for a given
HV rail. There are several design strategies to reduce the voltage required for strobing a display. The
first is to resort to a modular design. Instead of using a 100 pixel unit, for instance, four 25 pixel
modules could be used and interconnected. The strobing would now go only through 25 pixels on
every refresh, increasing the effective signal's duty cycle. In light of the safe 20 % on-off duty cycle
calculated earlier, strobing across 25 pixels may also limit the maximum transparency. Fortunately,
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considerable improvements can also be attained by resorting to a multi-line strobing technique within
each of the modules.
4.5 Multi-Line Addressing (MLA)
Multi-Line Addressing lies between the extremes of direct drive and single-pixel strobing. Instead of
multiplexing over every pixel, a column of the display array is handled at any one time. At the start of
the column service, the untargeted columns drivers are set to a Hi-Z or floating state. The row
drivers are set or cleared depending on which pixel in the column needs to be activated. Amplitude
control is handled by leaving the corresponding row driver on for whatever duty cycle is associated
to the desired transparency. After one phase is completed, the driven column reverses polarity and
the rows are activated as required to apply the reverse polarity voltage for the specified duty cycle.
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Figure 23. (a) Illustration of the multi-line strobing strategy for a 2 by 2 pixel array. Whole columns are
serviced at a time and the waveforms applied to the row drivers determine independently the voltage to apply
to the row pixel. (b) Ideal waveform applied to P1. (c) Ideal waveform applied to P2.
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Figure 23(a) above shows the required COL and ROW drive waveforms to produce different
transparency levels in a 2 by 2 sample pixel array using MLA. The signal P1 applied to pixel 1 is
controlled by the on/off time of the row one (Ri) waveform when column one (Cl) is being
asserted. The proper functioning of the MLA driving technique requires column drives to be able to
produce a Hi-Z state when inactive. This would prevent the constantly running rows waveforms
form affecting pixels in untargeted columns.
We choose multi-row (i.e. one column at a time) by way of illustration but the truth is one
could go as far as full scale-direct matrix addressing if power dissipation or consumption levels
allowed for it. The decision to use multi-line addressing resulted from trying to find a midpoint
between power consumption constrain (high bound) and the transparency response minimum RMS
input voltage (low bound).
The driving strategies reviewed thus far all require 3-state drivers at least for the column
lines, as is the case with MLA. The tested platform provided this feature and this should be a
requirement of any driving integrated circuit to be used for a final prototype.
4.6 The Crosstalk Problem
In implementing the multi-line driving strategy in a pixel array, a passive matrix wiring topology
would represent the easiest way to strobe signals onto it. Given that SPD film is a bidirectional
conductive element, however, this type of addressing is very sensitive to the problem of crosstalk,
that is, to the activation of unwanted pixels due to the common-cathode common anode wiring. This
problem is referred to as cross-talk or ghosting, and may cause several undesired pixels to become
activated [3].
Consider the 2 by 2 test matrix in the figure below. To electrify the top-right pixel a voltage
must be applied by asserting row 1 and column 1. If the two other lines are left floating, case (b), the
desired pixel sees +V across it, while untargeted pixels 2, 3 and 4 split up the +V volts across them
and this is the result of pixel P4 being able to conduct in both directions.
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(a) Alternative conduction paths under bipolar (b) Crosstalk conduction path when leaving
assertion and grounded unused lines. unasserted lines in floating state.
Figure 24. Passive matrix addressing and crosstalk.
To minimize crosstalk the unused rows and columns are sometimes grounded and the signal
on the target pixel is applied using bipolar drivers (case (a)). As seen in the figure above, when
column one is set to +V and row 1 to -V, P1 sees 2V across it, P2 sees -V, P3 sees +V and P4
experiences no crosstalk. Ghosting occurs in both cases, although affecting a different set of non-
targeted pixels. If the driven load had a response threshold set anywhere below V/3 or V/2 volts,
any of the two alternatives proposed above would work, since untargeted pixels would be able to see
up to V/3 or V/2 volts across them and still not be active.
For purposes of this research and given the lack of threshold in the electro-optical response
of the SPD pixel however, neither option is feasible. This is evident below, in an image analysis test
carried out on a 2 by 2 SPD pixel array using passive matrix addressing (row-column intersections)
and the multi-line or column-wise strobing. The targeted pixel is the bottom left one.
The test follows a similar process to that described in Chapter 2. The raw image data (left) is
blurred using a small-neighborhood median filter and average intensities of representative sections
are obtained. The top-right figure presents the five representative areas whose transparencies are
compared. Of these 5 sections, 4 correspond to the 4 pixels and the fifth, the clearer section on the
top left corner, represents the white screen background and it used as a secondary control on the
camera gain. The bottom-right figure presents the calculated average transmittance values of the
pixels.
47
E 1 2
z Pixel
(a) Raw image of 2 by 2 array experiencing cross-talk. (b) Image analysis to compare pixel transmittances.
Figure 25. Image analysis on a 2 by 2 pixel array using passive matrix addressing. The targeted pixel is at the
bottom left corner. Cross-talk occurs on the top row.
A review of the cross-pixel signals provides a clearer understanding of what happens. The voltage
across the untargeted top-row pixels is about half the one applied to the targeted pixel. Under multi-
line addressing cross-talk occurs whenever two pixels in the active column are being applied different
pulse widths. When the pixel in row one is still ON but the pixel in row two is grounded, current can
flow from row 1 (still on) to row 2 (grounded) across pixels 3 and 4.
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Figure 26. Crosstalk during multi-line addressing, occurring when row pixels are assigned different
pulse widths
The two untargeted pixels thus split the voltage between them, as clearly evident in the next plots,
which show the target and non-target pixel waveforms at the maximum difference in pulse width
between the row 1 and row 2 signals. As expected, during each phase (half-period) the two pixels on
the unasserted column split the applied voltage, causing each to see half the amplitude.
48
200 1. 00
150 15
100 - .
-150 U . 50 1 0 d n / i
2 0 0 'O 6 1 8000 900)11lOCOJ 0 1000 2 300 4000 5000 6000 7000 800 900.. 100
Sample Sample
(a) Signal across targeted bottom-left pixel. (b) Cross-talk signal across top pixels.
Figure 27. Multi-line addressing and cross-talk. MLA is evident in the one period wait between successive +/-
pulses.
4.6.1 Tackling the Crosstalk Problem: Artificial Thresholds
Crosstalk results from SPD film not having an activation threshold. If this were the case, passive
matrix addressing would still be an option. This motivates an attempt to tackle the problem by
looking for ways to artificially recreate a threshold on the response of the SPD pixel. Ideally, the I-V
characteristic response would be as shown in the following figure:
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Figure 28. Ideal response of the SPD pixel to be able to be driven without passive addressing. The dotted line
corresponds to a possible approximation using Zener diodes.
Under such a threshold, the pixel load would conduct bi-directionally but only when a high enough
voltage is applied. If we use HV Pulse Width Modulation (PWM) for amplitude control this
threshold would just have to be below the HV rail being sampled. Passive matrix wiring would be
used and the activation cutoffs would block the half voltages that would otherwise affect untargeted
pixels. A diode-based solution could be used to impose the desired V-I response curve. A pair of
Zener diodes in series with the load conduction path and connected in opposing polarities could
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provide a fair approximation. This arrangement would actually be reproducing the effect of a TRIAC
bi-directional switch.
Instead of imposing HV threshold, the crosstalk problem might also be tackled by
eliminating the bidirectional conduction requirement of the SPD drive signal and utilizing blocking
diodes. This strategy would preclude the use of a bipolar AC wave to drive the pixel and should in
theory make no difference since, from the pixel perspective, all that matters for the alignment-
induced transparency is the presence of an alternating E-field.
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Figure 29. Anti-crosstalk strategy by using unidirectional drive and reverse
conduction blocking diodes.
To make the pixel unidirectional a diode could be placed in series with the pixel as illustrated above.
A pixel was test driven using a 50% duty cycle HV square waves and the transparency was found to
be qualitatively the same as that obtained when driven with a zero-offset AC wave with the same
peak-to-peak amplitude. These tests were not exhaustive, however, and given the lack of information
on the properties and correct ways to drive SPD, it was decided that 0-offset AC drive should be
used to avoid damaging the material.
The truth is, nonetheless, that the response of the Zeners and diodes in general is not ideal.
The V-I characteristics are more along the lines of the dotted curve in figure 28, with a small leakage
current existing well before the diode forward or Zener reverse voltages are reached. Given the
extremely low RC time constant of the pixel-wire system, even such small leakage currents would
suffice to charge the pixel to noticeable voltages even when the diodes have not been activated (i.e.
when it is not supposed to charge). The artificial threshold solutions would work in resistive loads
(on which trivial currents also have trivial effects) but not on small capacitive loads as the SPD pixel.
Another alternative approach to incorporate a threshold might resort to frequency
modulation alternatives. Although the capacitance of the pixels is very small, the ultimate variable of
interest has a much larger time constant. High frequency drive could probably be used against
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crosstalk, taking advantage of the roll-off (i.e. threshold) in the low-pass filter frequency response.
The targeted pixel could be driven by an intersection of a constant HV level and a high frequency
wave causing the net voltage to be at a highly attenuated frequency. Work on this area is outside the
scope of this research and is left for future work, for applications in which the passive matrix drive is
a pressing issue.
4.7 Direct Addressing: A Series Switch as the Ultimate Threshold
Even if the anti-crosstalk strategies discussed earlier were to be implemented, the current SPD film
with which this research was carried out would require there to be a discrete component in series
with every pixel. In an attempt to minimize the sacrificed pixel area each of the pixels would have to
be reached independently and the blocking or threshold-imposing components would have to be
wired in series in a remote location away from the actual panels.
That is, the artificial addition of a threshold would require the panel of pixels to be directly
driven or wired anyway. This being the case, we could add full-control of the threshold
characteristics by placing a HV driver at one end of every pixel. Given our AC drive constraint, a
totem pole driving common cathode would have to be used at the other end of the pixels. This
topology would actually be implementing an AC form of active addressing, since one side of the
pixels are reached by rows and the other one by columns, each of the column pixels having an
independent driver.
With regards to the required pixel wiring, MLA could be thought of as implementing a
strobing technique in a directly addressed panel. This approach reconciles the threshold advantages
of direct drive - adding control over the threshold via a switch - with the power consumption savings
associated to a pulsed or time-multiplexed activation. Permitted by the low information content of
our basic controllable model, direct-driven MILA was shown to work perfectly on a test with the 2 by
2 pixel array.
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(a) Only targeted pixel effectively on. (b) The results confirmed after digital image analysis.
Figure 30. Image analysis to study relative pixel brightness under direct addressing and MLA strobing.
The image above right shows there to be absolutely no cross-talk when using MLA under direct
drive. The waveforms measured across the target and not-target pixels under the current solution are
presented below.
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(a) Targeted pixel waveform.
Figure 31. Active and inactive pixels
(b) Off pixel waveform.
under direct-addressing and MLA strobing.
The analysis has yielded a working design approach. The solution was initially tested using the
support discrete-component platform. The next step in providing the proof-of-concept check for the
transparent display is to reproduce the devised approach using a more elegant design and produce a
stand alone beta version of the basic pixel module incorporating the findings of the research.
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CHAPTER 5
PROTOTYPE DESIGN
The final prototype brings together the findings obtained during the test stages, illustrating the set of
key design and engineering elements that could be drawn from in future versions of this system. In
an attempt to refine the design and reduce the peripheral control box sizes, the prototype resorts to
off-the-shelf or commercially available High-Voltage integrated circuits and, with a clear set of design
considerations, works around the constraints imposed by their operational ratings.
5.1 High Voltage Driving Integrated Circuits
A survey of available semiconductor manufacturers with high voltage product lines points to Allegro
and Supertex. Both companies produce variations of low-voltage serial to high-voltage parallel
CMOS source-sink drivers. Unlike that used in the test platform, the control strategy for these driver
chips is usually based around a shift register.
Allegro semiconductors are limited by voltage ratings of up to 100 V. With the intention of
providing flexibility, Supertex products are chosen, given their ability to operate at voltages of up to
250 V. For a 25 pixel module using multi-line addressing, for instance, the voltage needs to be
cranked up in order to make the pulse-triggered transparency level equal to that obtained from
continuous drive.
5.2 System Overview
As per the findings throughout the earlier sections of this thesis, the final prototype consists of four
interconnected 25-pixel modules. These modules are driven using a multi-line addressing strategy
and, given the low pixel resolution per module, an active-matrix wiring topology is chosen to make
sure cross-talk is avoided. The figure below presents a 2 by 2 pixel representation of the wiring and
driving scheme applied to the basic window module. Note that each column driver consists actually
of drivers for each of the pixels. They all share a common activation signal but there is common
source drive only along the row or horizontal direction.
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Effectively still in a matrix topology, this design takes advantage of the multiplexed or pulsed drive
associated to matrix structures and at the same time uses a pseudo-direct drive wiring methodology.
Row 2
COL I
P izel (1j1)
Pd(ZI) Pixel 2A
Figure 33. 2 by 2 section illustrating the active matrix AC-drive wiring topology. The column drivers are
themselves composed of independent drivers for each pixel in the column.
The implementation of MLA requires column drivers capable of sourcing and sinking current, as well
as being at high impedance (Hi-Z) state. The best fit is a combination of the HV7022 and the
HV514. Both ICs are serial to HV parallel converters, the former controlling 34 3-state drivers and
the latter driving only 8 HV lines to either HV or ground. The operation of these devices is based
around a low-voltage shift register into which data can be clocked, and a latch line that causes the
values in the shift register to act upon the high voltage outputs.
Each chip has a distinct mechanism to control the state of its HV drivers. For purposes of
this design, the two important control lines in the HV7022 are the polarity (POL) and the output
enable (OE). With other control lines grounded, the state of the output driver is dictated by the POL,
OE line and the shift register (SR) state as dictated by table 2 below.
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Table 2. Truth table for the control of the HV7022 outputs [Supertex Data Sheet].
The case of the HV 514 is straightforward. The latch enable (LE) line must be low when data is
being clocked into the device. When LE is set, the serial register contents are amplified and presented
in a transparent manner at the outputs. The only minor issue with regards to the HV7022 chip is the
lack of a proper latch enable line. The equivalent control is an output enable (OE) line. When OE is
low all outputs are in Hi-Z state so every time a data packet is updated the columns drivers will be
floating.
The main feature of serial registers as those used to load data onto these HV drivers is that
they have both Data In and Data Out pins. That is, if several such devices are daisy chained
(DO-DI and so on...) one can eventually think of the system as a giant shift register. The
controlling of the output states would in this case be dictated by the serial packet to be clocked into
the devices. The switching system is designed with this idea in mind.
The basic features and capabilities of the switchboard system are presented in the block
diagram in figure 34.
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Figure 34. Block diagram of the basic elements and features of the switching circuit box.
The board contains an MCU for interfacing to a higher level control system and to perform the low-
level timing and routing. The serial transfer chain is composed of the HC166 parallel to serial
converter, the HV7022 column drivers and the 514 row driver. The serial packet consists of 6 bytes
containing the states of all 25 column drivers, 5 row drivers and a polarity control variable. The
position of these control bytes within the serial packet is indicated in table 3.
5.3 Software Algorithm
The flow control program keeps a track of the following states: COLUMN, ROW, PHASE and
PERIOD. On every period increment the program checks the current value against the
corresponding value in a 5 by 5 byte array, essentially the image. The byte packet will then be updated
as required and will then be clocked out onto the system.
The packet is composed of 6 bytes, with bits within the packet assigned to specific drivers or
functions along the aggregate shift register. The state of the program, dictated by the current COL,
ROW, PHASE and PERIOD value, and the image array values control whether the byte array must
be updated before each download. The multi-line switching algorithm is handled by the MCU and
the high-level flow-chart implementation is presented in figure 35.
The serial packet is sent out in byte batches with the use of the 74HC166 parallel to serial
converter. The MCU presents the byte on PORTA and then latches it onto the converter.
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Immediately after, 8 pulses, (16 edges) are sent out to clock all the daisy chained components and the
byte shifts into the first 8 slots of the aggregate register. Note that the connection from PORTA to
the parallel input port of the converter should be inverted to make sure that the least significant bit
of the least significant byte in the serial packet is the first to be clocked in (the one that will get all the
way to DO of the HV514 chip). The process is repeated for the remaining 5 bytes of the packet.
5.4 Adjusting for the Non-Linear Voltage vs. Transparency Relationship
When the desired linear transparency is calculated, as a percentage of total transparency, this value is
transformed into the required PWM duty cycle that will produce the requested transmittance. This
value is then downloaded onto the switchboard. The linearization process is carried out on the
computer side. Two methods were tried, one having a lookup table of previously calculated values
and the second one calling the approximate conversion function obtained in Chapter 2 on every
download. Although beyond the scope of this thesis, either of these could be used depending on any
constraints on program length vs. running speed. For our purposes, this transformation was done
off-board since the AVR interpreter does not contain tanh or exponential functions and the on-chip
storage capacity is limited (thereby preventing large i.e. 256 entry lookup tables or arrays).
5.5 Incorporating Control Data onto the Serial Byte Packet
Given the size requirements, a small microprocessor is used and this puts pressure on the availability
of control lines. The required control lines are the OE/LE, the CLK, the Parallel Load signal for the
HC166 parallel to serial converter and the POLARITY line for the HV7022. After the requirements
for communication and programming link, only three of the PORT B lines are available.
Instead of adding extra components, the control over the extra line is incorporated as a
signal bit within the communication/download protocol. By making this bit the first important bit
position in the serial data stream, it will always end up in the data out pin of the HV514, the last chip
on the serial chain. The DO pin could be used to drive any control signal. In this case, the
POLARITY state of the HV7022, the control line dictating whether the outputs will transition
between H or L and Hi-Z, is tied to the DO pin. The stream of data must be perfectly coordinated
such that at the time the OE and LE signals are asserted, the 514 DO line will be presenting the
corresponding polarity value. The value of the POLARITY bit in the serial packet is dictated by the
PHASE state in the software.
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Figure 35. Simple control software algorithm implementing MLA on the peripheral switchbox.
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Table 3. Sen'al reg'ster and byte packet protocol.
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5.6 Power Dissipation Constraints
The driver integrated circuits have maximum power dissipation ratings that constrain the number of
drivers that can be set at any one time. For the HV7022 the absolute maximum rating is of 1200
mW. The power consumption calculation includes two main components. On one hand is the power
required to gate the high-voltage CMOS drivers. The HV7022 datasheet indicates that a single high-
voltage output draws 4 mA from the supply rail.
The MiLA drive technique requires the concurrent driving of five HV outputs, each of which
is activated at most 20% of the time. The remaining 80% of the time this group of five drivers is in
Hi-Z state, waiting for the assertion of the other four columns. The power consumption to gate any
set of five drivers is therefore given by:
Pdrive =V x I x ndriver, x DutyCycle = 150* 0.004* 5 * 0.2 = 600mW (10)
On top off the 0.6W needed to drive the HV outputs is the extra power dissipated when charging the
five SPD pixels that could be activated simultaneously. For an operating voltage of 150V and a pixel
capacitance of ~ 1.8 nF, the required power amounts to:
Pxels = C x V 2 X DutyCycle X nxels =1.8 x10- 9 x150 2 x 0.2x 5 = 0.4mW (II)
The total power consumption for this MLA implementation hence comes out to -600 mW, most of
which is used by the driving circuitry. This value is below the recommended maximum absolute
rating of the HV driver IC.
5.7 Communications
The hardware control system, in particular the microprocessor unit is equipped with a UART-like
serial special function shift register. 3-line serial communication capabilities allow information to be
loaded to this special function register using the MOSI, MISO and CLK special pins on PORTB.
The particular implementation, a Serial Peripheral Interface (SPI) based communication link,
is part of a standard set of protocols used at the Tangible Media Group. It suffices to indicate that
the link asserts information on the ATTiny26 serial interface register. Once the desired information is
clocked onto the SERIAL register (USISR), a latch signal is triggered. The latch signal is tied to the
external interrupt INTO pin (PORTB,6) which is configured in software accordingly. When the
program handles the interrupt request, the incoming data can be read directly from the USISR
variable and loaded into the on-board EEPROM.
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The advantage of using the AVR's SPI capabilities is that the chip can be both programmed
and talked to via a parallel port, using 5V signals an requiring no level conversion components as
would be the case with RS-232 serial communication. The second advantage is that the
communication is handled entirely within the External Interrupt Service routine associated to
external interrupt 0. This means that the system can be programmed while it is running, without
having to reset the images being switched onto the displayed. When the required instruction is just a
READ STATE from the EEPROM or the current state array, the interruption time causes no
discernible glitches on the image being displayed.
Figure 36. Initial prototype 25 pixel module and simple proof-of-concept control Graphical User Interface
(GUI). Note how the pixel is displaying the exact tone gradient on the GUI.
5.8 Power Supply
The four module prototype is powered from a single power board. The board is connected to the
mains AC lines and contains two transformers, one for HV metallic isolation and one to step down
the HV AC waveform to produce a ~ 20 V AC wave which is then rectified and fed through 12 V
and 5 V voltage regulators. The isolated HV AC wave of approximately 156V amplitude is rectified
using a power diode bridge and the rectified output is connected to a 33u electrolytic capacitor. A
bleed resistor is placed in parallel to the capacitor, allowing it to discharge when the system is off.
The power board also contains the parallel port connector. The communication signals are
buffered and then directed to the 13-Pin Mini Din connector that will hook the board up with the
actual display panels. The three power rails, HV, +12V and +5V are also routed to the connector.
The schematic circuit diagram is presented below.
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5.9 Pane an S-p-rin yte
The final design consists of four square modules of 25 pixels. Each pixel has dimensions of 9 cm a
side. The use of four baseline modules exploits the idea of modularity and flexibility of design. These
25 pixel modules could themselves be arranged in a 2 x 2 matrix configuration, displaying forms or
shapes, or if preferred in a 1 x 4 vector configuration to display information along the lines of
alphanumeric characters. Therefore, while the final aggregate design is a coordinated and integrated
information display system, it is actually made up of a network of these baseline modules. The
motivation behind this feature is the lack of uniformity in the design of buildings and surfaces where
this programmable window can be applied.
The final prototype is intended to be the basic necessary hardware and firmware platform to
interface the switching circuitry to a higher-level control entity such as a laptop computer. This
abstracted design requires only software-level changes to accommodate many other applications such
as the display of different successive images.
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Figure 39. Proof-of- concept modular system
Another important design characteristic is the use of an adjacent switchbox. Each baseline module is
composed of a panel, on-panel signal buses, and a peripheral switching circuit. Wire resistance and
switching capacitances should be minimized, accounting for the on board location of the routing or
switching box - effectively as close to the pixels as possible. The power and control signal lines are,
in addition, routed using 13-Pin Mini Din connectors and low resistance and power-loss lines.
This need to have the control box adjacent to the switching panel imposes a constraint on its
maximum size and explains the basis for the need to resort to a solution based on integrated circuits.
Given the size constraint, the idea is to try and minimize hardware overhead. The clearest choice is
using a single microcontroller to run the switching times, handle bi-directional communications, and
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implement the on board image update processes. Controlling the timing and switching in software
eliminates the need for shift registers, digital comparators and additional supporting ICs. A printed
circuit board was also designed in order to minimize the size of the on-board control circuits.
5.10 Preparing the SPD Pixel
During the first handling stages, it was observed that if the two Plastic-Transparent Conductor-SPD
coating layers come apart the film stops functioning. Only when pressed back together with
considerable force the areas surrounding the pressure zone become transparent as a signal is applied.
The intuition into this behavior is that when the two plates separate, a distance forms between the
conductive layers that does not allow a strong enough electric field to be created. To prevent the
opening up of pixels a laser cutter printer was used to cut the pixel sections. Not only is this process
much more precise but, in addition, the heat generated by the laser ends up sealing the two layers
together making the pixel more robust and less prone to breaking open. Note the special shape of
the pixel, with two connector flaps and two cutoff corners. The flaps are used to adapt the contact
electrodes and in order to still be able to fit them close together in a puzzle-like manner the other
two corners must be cut.
Figure 40. A complete electrified pixel. Note the Figure 41. Darkening caused by the separation of the
special design, including contact flaps and allowing pixel SP layers on the corners where the pixel
them to fit in a tight arrangement. electrodes are attached.
The next step was to enable the contacts on each pixel, through what became a complicated and
time-consuming process. Recall that the SPD film is composed of two sandwiched together SPD
layers - each with corresponding transparent conductive and insulating plastic layers. In order to
electrify the film, the extremely thin conductive layer must be reached, taking the necessary care to
maintain the film perfectly sealed and to avoid ruining portions of the display area as shown in figure
41 above.
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The electrification of the SPD pixels turned out to be among the hardest problems since it required
working around a product designed with a different application in mind. The SPD film is a
multilayer device, with two insulating outer plastic layers, two coated transparent conductive layers
and separate suspended particle dielectric layers sandwiched in between. In its commercial version,
the layers are all sealed together and one does not have direct access to the transparent conducting
coating/layer. Separating the plates would reduce the strength of the electric field formed between
the layers by a given voltage, and hence would make it harder to turn the film transparent. If the film
comes apart then it is for all purposes ruined.
The process of reaching the conductive layer started by carefully opening the pixel flap
sections and cutting out the top layer composed of plastic, conductor and SPD coating. A section of
the exposed lower layer SPD coating was then scraped off, all the way down to the plastic insulating
sheet. Silver conductive epoxy was then added, making sure it touches the edge of the remaining SP
coating. The wires were then laid out and the epoxy let to dry.
Sacrificed Pixel Active PixelAArea Sacrificed Pixel
Area Ae
The initial panel was manufactured out of an acrylic sheet into which wire routing lines were carved
using the laser cutter. The pixels would be then be set up across the back panel, using epoxy to glue
the connector to the wired grid. A second acrylic sheet was used for the opposite side buses. The lack
of pressure points in the middle of the panel ended up disconnecting many pixels once the panels
were closed together.
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In the latest approach, the SPD pixel array was overlaid on a thin transparent plastic sheet
using transparent tape to keep it in place. The setup was then laminated using a special machine. To
access the pixel contacts, small incisions were made on the lamination and conductive epoxy was
used to attach the bus lines. The main advantage of this new panel setup is the easy access to the
complicated contacts between the pixel electrodes and the wire grid. Photos of the two types of test
panels are presented below.
Figure 43. Initial 4 x 4 test module being driven with Figure 44. Preparing the final prototype's 25-pixel
the optimal MLA strategy. sub-modules.
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CHAPTER 6
CONCLUSIONS
This thesis has attempted to provide a general overview of the key electrical and design issues
involved in applying SPD film to large-scale transparent display applications. In doing so, the
discussion has touched a wide range of topics and described the step by step design process that lead
to the development of the proof-of-concept prototype.
6.1 Overview of Main Issues and Observations
The research into the use of suspended particle devices for the stated application opens up a new
window of opportunities for this rising technology. Although it has been studied in the past for
small-scale displays, the true prowess of the material lies in its use for large-scale displays that add a
second dimension to merely functional transparent structures.
SPD has proven very attractive for this line of research. With the use of PWM strategies and
Multi-Line strobing techniques, the prototype built in this thesis demonstrates the little control
hardware overhead required for operating a low-information module of SPD pixels.
The extremely low power required to activate the film permits the use of high-voltage
integrated circuits which again minimize the component overhead and overall size of the control
modules.
The currently available high-voltage driver ICs do not provide a complete solution, however.
The chips used for this prototype had to be accommodated to the design requirements. This
experience has allowed us to identify the set of key features to be included in an eventual SPD-
specific driving IC. Among these is the need for tri-state column drivers and a real latch enable line.
The device should be rated at more than 200 V and at more than 2W power dissipation rating.
In addition the IC could benefit from the required concurrent control of groups of five lines.
With the current chip, each of these lines has a driver and a control bit. For an SPD solution, five
drivers could be controlled using only one shift register bit. The elimination of the redundant control
line overhead could be particularly advantageous when scaling up the system, since the total
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aggregate shift register would be tremendously reduced in size. Smaller shift registers imply faster
downloading and simpler operation.
Perhaps the only minor drawback, however, has been the confirmation that the nature of
SPDs precludes their use in fast-refresh rate and real-time movie display applications. The nature of
the particle suspension and properties like viscosity appear to cause the rising and decaying
transparency time constants to be in the order of several hundreds of milliseconds. Video-like images
could probably be displayed, though using only a very small fraction of the whole transparency range
of the SPD film.
With regards to the display panel or board, the main issue was dealing with the handling,
cutting and electrification of the commercial sheet of SPD film that was available for this research.
Ideally, with support from the manufacturing company an already pixelated film could be produced
using a more elegant process. By carefully applying the transparent conducting coatings, for instance,
the need for wires and improvised contacts would be eliminated, making the design more
homogeneous, natural-looking and robust.
6.2 Additional Design Considerations
Although the main application is intended for building-sized display applications, the programmable
window unit could also be desired for interior partitions or modern-looking architectural display
elements. In this case, the use of more pixels per module could become necessary.
In order to maintain the pulsing or strobing strategy, since the time between services is
probably going to increase higher voltages and update frequencies could be required. The higher
voltages would impose a more stringent constraint on the power dissipation of the single IC asserting
the columns in MILA. The solution to this problem is to move further back along the axis of
discretiZation, using more than just one driver IC and splitting the concurrent load requirements among
them. For our current panel, for instance, we could use six drivers with eight HV outputs, five for
column assertion and the sixth one for row driving. To prevent each chip from having to drive 5
outputs at a time, each of the pixels of one column could be driven by one driver from each of the
chips. Thus, whenever a single column is asserted, each driver is only gating one of its outputs,
reducing the overall power dissipation.
6.3 The Next Step: Further Research, Modifications and Enhancements
This thesis has developed the basic hardware module for a system that could be applied to a
complete building facade. The aggregation of these sub-modules into a massive display would require
some form of networked control approach using ideally wireless or internet links. Adding this feature
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to the current prototype would merely require either and Ethernet or RF parallel port dongle, a direct
demonstration of the flexibility of our design.
The current control board represents the initial shell or layer of development and should be
taken to be a black box which accepts a byte array of information via a serial link and displays it on
the associated panel. One can imagine the development of a web interface that allows the user to
download an image onto the display. The software would break down the image in a packets and the
network would route the information onto the specific modules, causing a coordinated update of the
whole image.
In addition, from a design point of view, it may also be interesting to try and create a
tangible interface around the panel. For example, could we change a specific pixel's intensity by
touching the panel at a specific pixel position? Distance sensors at the corners of the panel could be
used to calculate the x-y position of the pixel. This is an interesting problem in sensing and
positioning, with the added constraint that the transparent view cannot be obstructed.
6.4 Final Remarks
In spite of the many improvements and extensions that can be made to the current system, the
sample prototype developed in this thesis should still represent a strong foundation on top of which
the many possible enhancements could be developed. This document has proposed several
alternative approaches to the problem at hand. Even if a particular set of strategies was implemented,
the knowledge base is a useful reference for the specific needs of variants of the present application.
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APPENDIX A
Switchbox Printed Circuit Board
70
..... ..
APPENDIX B
Project Code
// $Id: window.c,v 1.11
#include <avr/io.h>
#include <avr/eeprom.h>
#include <avr/signal.h>
#include <string.h>
#include <avr/interrupt.h>
//Global variables
uint8_t rowscols;
void convert-array();
//Declare array of bytes (Byte packet)
uint8_t byteselect[6];
//Function Type Declaration
void update-values(uint8_t, uint8_t, int, int);
void send-update();
// SPI variables
uint8_t imgnew[5][5];
uint8_t imgdb[25];
int read db, writedb;
int spi_read;
// Interrupt Service Routine
// Handle SPI signals
SIGNAL( SIGINTERRUPTO
spi_read = USIDR;
// Put values into array
if (write-db < 25)
imgdb[writedb] = spiread;
USIDR = 0;
write_db++;
if (write-db == 25){
USIDR = Oxaa; //displays only if before convert, neither changes img db
convert-array();
// Read values from array
else if (read-db < 25) f
USIDR = imgdb[readdb;
readdb++;
else if ((write-db == 25) && (readdb 25)) /* (!spi-s.rx-empty)) */ { //&& rownum
== 5
int count;
switch(spiread)
// input array to img-new
case Ox80:
writedb = 0;
USIDR = 0;
break;
// send array to eeprom
case Ox90:
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for (count = 0; count <25; count++) {
eeprom-writebyte(count, imgdbfcount]);
USIDR = 0;
break;
// receive array from eeprom
case OxaO:
for (count = 0; count <25; count++) {
imgdb[count] = eepromnread-byte(count);
USIDR = 0;
convert-array();
break;
// read from imgnew array
case OxbO:
readdb = 0;
USIDR = Oxbc;
break;
default:
USIDR = 0;
break;
} // close switch
} close else if... //((!spis.rxempty) && (row-numn < 5))
} close signal
// Main Loop
main() {
// Initialize SPI subsystem
enableexternalint(-BV(INTO));
MCUCR = (_BV(l) I _BV(0));
USICR = Ox1c;
readdb = 25;
write-db 25;
// End SPI initialization
//Enable overflow interrupt
sei();
// Intialize img-db from eeprom
int count;
for (count = 0; count < 25; count++)
imgdb[count] = eeprom-read-byte(count);
// Initial conversion
// Load RAM img array
convert-array();
//Prepare port A for output
DDRA = Oxff;
//Set Up Control Lines (PORTB)
cbi(DDRB,0); // MOSI => input
sbi(DDRB,1); // MISO => output
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cbi(DDRB,2); // SCK => input
sbi(DDRB,3); // ON-BOARD CLOCK (CLK) => output
sbi(DDRB,4); // LOAD/SHIFT CONTROL FOR PARALLEL TO SERIAL CONVERTER.
sbi(DDRB,5); // LATCH/OUTPUT ENABLE CONTROL LINE FOR PERIPHERAL CHIPS.
cbi(DDRB,6); // SPI LATCH => input
cbi(PORTB,3); // CLKing shift; when high inhibits shift
cbi(PORTB,4); // Prepare for parallel load (74HC165) *
cbi(PORTB,5); // Disable HV outputs
// Continuous refresh...
while(l) (
strobe-image();
} // main
//Function to service all screen pixels once.
//Screen Loop (sends serial packets constantly)
strobe-image(){
int period = 0;
int phase;
for(cols = 0; cols < 5; cols++){
for(phase = 0; phase <= 1; phase++) {
while(period<255) {
// Clear byte packet (to allow inclusive
// ORRing as a means of toggling bits)
byte-select[0] = 0;
byteselect[l] = 0;
byte-select[2] = 0;
byte-select[3) = 0;
byteselect[4] = 0;
byte-select[5] = 0;
byte-select[6) = 0;
for(rows = 0; rows < 5; rows++){
// Check if byte packet must be updated (row drivers)
update values(rows, cols, period, phase);
// Update column drivers
byteselect[l] 1= phase ? 0:(1 << cols);
// Update phase (polarity bit)
byte-select[0] 1= phase<<5;
// Send out the packet
send-update();
period=period++;
} //while
//reset period count
period=0;
// phase
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}// cols
//Serial Packet Update Loop
void update-valuesl(uint8_t row, uint8_t col, int period, int phase)
uint8_t lindata = 5*(col) + (row);
uint8_t val = 5-(lin-data/8);
uint8_t bit num = 7-(lin_data%8);
uint8_t varA;
uint8_t varB;
if (phase) {
varA = 1<<row; // Shift 1 left by bit-num to select a specific byte location.
varB = 0;
else
varA = 0;
varB = 1<<row; // Same as above
// Update the bit in the desired packet byte by doing a bitwise inclusive OR
// conditioned on the image value relative to the current period.
// Update row driver
byteselect[l] = (period < imgnew[row][col )
?varB:varA; // Flag if there's been a row change, indicating send packet.
// Update column drivers
byteselect[val] 1= phase?1<<bit num:0;
// Update phase (polarity bit)
byte-select[0] J= phase<<5;
//Serial Packet Update Loop
void update-values(uint8_t row, uint8_t col, int period, int phase)
uint8_t lindata = 48 - (5*(row) + (col));
uint8 t val = lin-data/8;
uint8_t bitnum = lin data % 8;
uint8_t varA;
uint8_t varB;
if (phase) {
varA = l<<bit-num; // Shift 1 left by bit_num to select a specific byte location.
varB = 0;
else
varA = 0;
varB = l<<bit num; // Same as above
// Update the bit in the desired packet byte by doing a bitwise inclusive OR
// conditioned on the image value relative to the current period.
byte-select[vall I= (period < img-new[row][coll)
?varA:varB;
//Convert EEPROM loaded vector to a 5x5 array
void convert-array()
uint8-t conv-countl, countrowl, count-coll;
for (count rowl = 0; count-rowl < 5; count rowl++)
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for (count coll = 0; count coll < 5; count-coll++)
conv countl = 5*count rowl +count-coll;
img-new[count-rowl][count-coll] = img-db(convcountll;
//Outputs the packet bytes. Presents them at the parallel port
//and then triggers 8 clock pulses (16 edges).
void send-update()
uint8_t byte-num;
// Disable Outputs (into Hi-Z state)
cbi(PORTB,5);
for (byte-num = 0; byte-num < 6; byte-num++) {
PORTA = byte-select[byte-num] ;
cbi (PORTB, 4); // load data to HC165 (sample);
sbi (PORTB, 4); // enable bit shifting
// Clock out the parallel byte
uint8_t counter;
for (counter = 0; counter < 16; counter ++){
if (counter%2) cbi (PORTB, 3); // Falling edge on odd counts
else sbi (PORTB, 3);
// Enable outputs
sbi (PORTB, 5);
/*
Revision 1.2 2004/06/18 18:37:25 martin-r
Changed line endings to UNIX style and added ID line and log section
*/
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// $Id: window-discretes.c,v 1.8
#include <avr/io.h>
#include <avr/eeprom.h>
#include <avr/signal.h>
#include <string.h>
#include <avr/interrupt.h>
//Global variables
int rows,cols;
uint8_t imgl[25] = (0,0,0,0,01,{0,0,0,0,0),(0,0,0,0,01,(0,0,0,0,01,{0,0,0,0,011;
main() {
// Prepare port
DDRA = Oxff;
cbi(DDRB,0);
sbi(DDRB,1);
cbi(DDRB,2);
sbi(DDRB,3);
sbi(DDRB,4);
sbi(DDRB,5);
cbi (DDRB, 6);
cbi
cbi
cbi
cbi
//-
//1
//
A for output
MOSI
MISO
SCK
=> input
=> output
> input
// LATCH => input
(PORTB, 3)
(PORTB, 4)
(PORTB, 5)
(PORTB, 6)
PORTA=0;
// Latches in latched state
// WD Pins in high state
sbi(PORTA,2);
sbi(PORTA,3);
reset-screen();
while(l) (
display-image(imgl,200);
} // while
// Max "strobes" input below should be
// less or equal than the max period count
displayimage(img,strobes){
int im;
for(im=0;im<=strobes;im++)(
strobeimage(img);
oscill-pulse(row,col,pw)
// pw fixed at 40;
int pw=50;
for (ka=0;ka<=l;ka++){
for (kb=l;kb<=10;kb++){
sendpulse(row,col,0,pw);
delayjloop();
send-pulse(row,col,l,pw);
delayjloop();
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}
// Test apply "pulse" of high frequency oscillations
// Function apply
oscill-pulse2(row,col,pw,pt)
for (ka=l;ka<=l;ka++){
for (kb=l;kb<=l;kb++)(
send-pulse-var(row,col,0,pw,pt);
delay_loop();
send-pulse-var(row,col,1,pw,pt);
delay-loop();
//Function delay_loop.
delay_loop ()
int j,k;
for(j=0;j<=100;j++)
for(k=0;k<=500;k++){}
//Reset Screen: Resets all driver outputs to
//floating state.
reset-screen ()
int entry;
for (entry = 1; entry <3; entry ++)
int evens, odds;
for (evens = 0; evens<7; evens +2)
update latch(entry, evens, 0);
for (odds = 1; odds <8; odds +2)
updatejlatch(entry, odds, 1);
//Function Update Latch.
updatejlatch(latch num, addr, value)
int dk;
cbi(PORTA,1); //Make sure reset pin is low
sbi(PORTA,2);
sbi(PORTA,3);
int output=0;
// Address identification stage
addr=addr*16; // Shift left by four by multiplying by 2^4 to
// to place the three bits in their respective PORT position.
output=PORTA&Ox8F; // Ob10001111 Clear port bits assigned to address
output=outputladdr; // Output now has the PORTA state except in the
// address bits
// Inclusive OR (only address bits affected).
I/ Append data value to output byte (value is 1(high) or 0(low))
value=value*1; //No shift, multiplied by 2^0 since val assigned to pin 0.
output=output&0xFE;// Ob11111110, Analogous to above.
output=output value;
// Latch numbers are just 1 or 2. We shift the latch
// value by one and then repeat the process
// above.
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PORTA=output;
latchnum=latchnum*4; // shift by two by multiplying by 2^2;
// invert pins, since a one actually means we set WD for
//that line to low.
latchnum=latchnum; // Taking one's complement
latchnum=latch-num&OxOC; //ObOO001100;
output=output&OxF3; //Ob11110011;
output=outputllatch-num;
// Enable one of the latches to load the data at the address.
cbi(PORTA,latch-num+l);
//Wait to latch value
for(dk=O;dk<=50;dk++){}
// Set Write Disable line back up to stop writing.
sbi(PORTA,latchnum+l);
pulse-width(int countl)
for (pi=O;pi<=countl;pi++){
for (kc=O;kc<=10;kc++){}
}
//Function that displays an image from memory
strobeimage(int img[4][4]){
int period=O;
int phase;
for(cols=4;cols<=4;cols++){
for(phase=O;phase<=l;phase++){
// Ground/set the current column driver.
update-latch(2,2*(cols-l)+phase, (1-phase));
// Set/ground all row drivers
for(rows=4;rows<=4;rows++){
updatelatch(1,2*(rows-l)+(l-phase),phase); //
// Loop around for the period and check
// the delay values on each row to see when
// to ground/set them.
while(period<=200){
for(rows=4;rows<=4;rows++){
if(period==img[rows-1][cols-1])
//The next two instructions represent a
//complete state transition.
//Ground/set the corresponding row
//driver (change its output state).
//First unset/unground
update latch(1,2*(rows-l)+(l-phase), (1-phase));
//Then ground/set
updatelatch(1,2*(rows-l)+phase, (1-phase));
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else
} // column
period=period++;
//while loop
//reset period count
period=O;
// At this point all row drivers are grounded/at HV.
// Leave them floating and prepare for next phase.
for(rows=4;rows<=4;rows++){
update-latch(1,2* (rows-1)+phase,phase);
// Also float the column driver
update-latch(2,2*(cols-l)+phase,phase);
phase for loop
for loop
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}
}
APPENDIX C
Control Switchbox Circuit Schematic
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APPENDIX D
Prototype Photographs
Early-Stage Acrylic Panel.
Acrylic 4x4 Panel with Activated Cells.
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Initial 5x5 test prototype and simple control GUI.
Demonstrating the drive at a range of transparencies.
82
Driving a range of transparencies over a white computer monitor
background.
Displaying a form on the transparent display.
83
Panel displaying a random image and demonstrating the duality of the
programmable window, as both a transparent structure and a display surface.
Final prototype composed of four 25-pixel modules.
84
Final aggregate model.
85
REFERENCES
[1] Robert L. Saxe, Robert I. Thompson, and Mathew Forlini: 1982 International Display
Research Conference.
[2] Robert L. Saxe and Robert I. Thompson, "Information Display, New Display Technologies
Section" April/May 1996.
[3] Ohta, Kamegaya, Suzuki, Tamura, Beppu and Morita, (edited by Shoichi Matsumoto)
"Electronic Display Devices", John Wiley & Sons, 1990.
[4] Albert Paul Malvino "New Technologies, SPD," [Online Document]
Available HTTP: http://www.malvino.com/ep /suspende l.htm
[5] Eko T. Lisuwandi, "Feedback Circuit for Organic LED Active-Matrix Display Drivers",
Massachusetts Institute of Technology MEng Thesis, June 2003.
[6] Research Frontiers Inc Available HTTP:
http://www.smartglass.com/corporate-malvino.html
[7] G.F.Weston, R. Bittleston, ,Alphanumeric Displays: Devices, Drive Circuits and
Applications", McGraw-Hill, 1983.
[8] Philip T. Krein, "Elements of Power Electronics", Oxford University Press, 1998.
[9] Texas Instruments Datasheet, "OPT-101 Monolithic Photodiode and Single-Supply
Transimpedance Amplifier", [Online Document] [1994, revised 2003] Available HTTP:
http://focus.ti.com/lit/ds/symlink/opt101.pdf
[10] Paul Debevec and Jitendra Malik. Recovering High Dynamic Range Radiance Maps from
Photographs. In SIGGRAPH 97, August 1997.
[11] Texas Instruments Datasheet, "HV Adjustable Regulator", [Online Document] [1981,
revised 2003] Available HTTP: http://focus.ti.com/lit/ds/symlink/tl783.pdf
[12] Paul Horowitz and Winfield Hill, "The Art of Electronics", Cambridge University Press,
2001.
[13] Paul Scherz, "Practical Electronics for Inventors", McGraw-Hill, 2000.
[14] International Rectifier Application Notes, "AN-937 Gate Drive Characteristics and
Requirements for HEXFET Power MOSFETS." [Online Document] [2001] Available
HTTP: http://www.irf.com/technical-info/appnotes/an-937.pdf
86
[15] Sol Sherr, "Electronis Displays", John Wiley & Sons, 1993.
[16] John G. Kassakian, Martin F. Schlecht, and George C. Verghese, "Principles of Power
Electronics", Addison-Wesley, 1991.
[17] David H. Staelin, Ann W. Morgenthaler, Jin Au Kong, "Electromagnetic Waves", Prentice
Hall, 1998.
[18] Adel S. Sedra, Kennet C. Smith, "Microelectronic Circuits", Oxford University Press, 1998.
Marty Brown, "Power Supply Cookbook-Second Edition", Newnes, 2001.
[19] Thomas L. Floyd, David Buchla, "Fundamentals of Analog Electronics", Prentice Hall,
2002.
[20] Keith H. Billings, "Switchmode Power Supply Handbook", McGraw-Hill, 1999.
[21] Supertex Application Notes, "AN-H3 Basics of EL Panel Drive Techniques", [Online
Document] [2001] Available HTTP: http://www.supertex.com/pdf/app notes/AN-H3.pdf
[22] Supertex Application Notes, "AN-D8 High-Voltage Pulser Circuits", [Online Document]
[2001] Available HTTP: http://www.supertex.com/pdf/app notes/AN-D8.pdf
[23] International Rectifier Application Notes, "AN-944 Use Gate Charge to Design the Gate
Drive Circuit for Power MOSFETS." [Online Document] [2001] Available HTTP:
http://www.irf.com/technical-info/appnotes/an-944.pdf
[24] Janusz Konrad, Bertrand Lacotte and Eric Dubois, Cancellation of image crosstalk in time-
sequential displays of stereoscopic video. IEEE TRANSACTIONS ON IMAGE
PROCESSING, VOL. 9, NO. 5, PP. 897-908, MAY 2000.
[25] Ameet D. Ranadive, "Low Power Row and Column Drivers for Field Emission Displays",
Massachusetts Institute of Technology MEng Thesis, June 1998.
87
